{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:49Z","timestamp":1772725609802,"version":"3.50.1"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004316","name":"IBM","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004316","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000899","name":"Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000899","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004318","name":"Microsoft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004318","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007065","name":"Nvidia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"VMware"},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["0953246"],"award-info":[{"award-number":["0953246"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["1212962"],"award-info":[{"award-number":["1212962"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["1320531"],"award-info":[{"award-number":["1320531"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["1409723"],"award-info":[{"award-number":["1409723"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["ISTC-CC"],"award-info":[{"award-number":["ISTC-CC"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"SRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"John and Claire Bertucci fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,10,1]]},"DOI":"10.1109\/tpds.2016.2526003","type":"journal-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T14:10:49Z","timestamp":1454595049000},"page":"3071-3087","source":"Crossref","is-referenced-by-count":62,"title":["BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling"],"prefix":"10.1109","volume":"27","author":[{"given":"Lavanya","family":"Subramanian","sequence":"first","affiliation":[]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"Seshadri","sequence":"additional","affiliation":[]},{"given":"Harsha","family":"Rastogi","sequence":"additional","affiliation":[]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000081"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref30","year":"0","journal-title":"NAS Parallel Benchmark Suite"},{"key":"ref37","year":"2012","journal-title":"JEDEC"},{"key":"ref36","first-page":"355","article-title":"The evicted-address filter: A unified mechanism to address both cache pollution and thrashing","author":"seshadri","year":"0","journal-title":"Proc 21st Int Conf Parallel Archit Compilation Techn"},{"key":"ref35","first-page":"164","article-title":"Balancing thoughput and fairness in SMT processors","author":"luo","year":"0","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref34","article-title":"Fairness metrics for multithreaded processors","author":"vandierendonck","year":"0","journal-title":"IEEE Comput Archit Lett"},{"key":"ref28","year":"2015"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref29","article-title":"2Gb: x4, x8, x16, DDR3 SDRAM","year":"2012"},{"key":"ref2","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","author":"moscibroda","year":"0","journal-title":"Proc 16th USENIX Security Symp USENIX Security Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref20","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"0","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref24","year":"2006"},{"key":"ref23","article-title":"Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order","author":"zuravleff","year":"1997"},{"key":"ref26","year":"2015"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.102"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.44"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2817817.2731202"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370893"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1868447.1868459"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2342356.2342436"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.31"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref15","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"lingjia tang","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref18","year":"0","journal-title":"JEDEC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref6","first-page":"1","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"0","journal-title":"Proc IEEE 16th Int Symp High Perform Comput Archit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400799"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485930"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903256"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237036"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2847255"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7563479\/07399423.pdf?arnumber=7399423","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:29Z","timestamp":1641987809000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7399423\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,1]]},"references-count":58,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2016.2526003","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,10,1]]}}}