{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T07:29:10Z","timestamp":1648625350300},"reference-count":18,"publisher":"Wiley","issue":"2","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":6786,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Syst. Comp. Jpn."],"published-print":{"date-parts":[[1997,2]]},"DOI":"10.1002\/(sici)1520-684x(199702)28:2<62::aid-scj7>3.0.co;2-p","type":"journal-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T09:19:00Z","timestamp":1100251140000},"page":"62-72","source":"Crossref","is-referenced-by-count":0,"title":["A study on snoop cache systems for single-chip multiprocessors"],"prefix":"10.1002","volume":"28","author":[{"given":"Takuya","family":"Terasawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keisuke","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hitoshi","family":"Kurosawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB1","unstructured":"T. Terasawa, K. Inoue, H. Kurosawa, and H. Amano. A cache memory system for on-chip multiprocessor. Tech. Rep. IEICE CPSY95-17, pp. 47\u00e2\u0080\u009354 (April 1995). (in Japanese)"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB2","unstructured":"M. Takahashi, H. Takano, S. Suzuki, and H. Tago. A study of an on-chip multiprocessor architecture. Tech. Rep. IEICE CPSY95-3, pp. 17\u00e2\u0080\u009324 (April 1995). (in Japanese)"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB3","unstructured":"H. Tanuma, T. Tanaka, K. Iwata, and A. Fukuda. On-chip multi-processing architecture (OCMP). Tech. Rep. IEICE CPSY94-113, pp. 45\u00e2\u0080\u009352 (March 1995). (in Japanese)"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB4","doi-asserted-by":"crossref","unstructured":"M. Hanawa et al. On-chip multiple superscalar processors with secondary cache memories. Proc. ICCD, pp. 128\u00e2\u0080\u0093131 (1991).","DOI":"10.1109\/ICCD.1991.139862"},{"issue":"4","key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB5","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache-coherence protocols: Evaluation using a multiprocessor simulation model","volume":"4","author":"Archibald","year":"1986","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB6","doi-asserted-by":"crossref","unstructured":"P. Sweazey and A. J. Smith. A class of compatible cache consistency protocols and their support by the IEEE Futurebus. Proc. 13th Int. Symp. on Computer Architecture, pp. 414\u00e2\u0080\u0093423 (June 1986).","DOI":"10.1145\/17356.17404"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB7","unstructured":"Y. Takahashi (ed.). Parallel processing mechanisms. In: Maruzen Advanced Technology, Electronics-Information-Communication, Chapter 5, Maruzen (1989). (in Japanese)"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB8","doi-asserted-by":"crossref","unstructured":"M. S. Papamarcos and J. H. Patel. A low-overhead coherence solution for multiprocessors with private cache memories. Proc. 11th Int. Symp. on Computer Architecture, pp. 348\u00e2\u0080\u0093354 (June 1984).","DOI":"10.1145\/800015.808204"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB9","doi-asserted-by":"crossref","unstructured":"M. Annaratone and R. R\u00c3\u00bchl. Performance measurements on a commercial multiprocessor running parallel code. Proc. 16th Int. Symp. on Computer Architecture, pp. 307\u00e2\u0080\u0093314 (May 1989).","DOI":"10.1145\/74926.74960"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB10","doi-asserted-by":"crossref","unstructured":"R. H. Katz, S. J. Eggers, D. A. Wood, C. L. Perkins, and R. G. Sheldon. Implementing a cache consistency protocol. Proc. 12th Int. Symp. on Computer Architecture, pp. 276\u00e2\u0080\u0093283 (June 1985).","DOI":"10.1145\/327070.327237"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB11","doi-asserted-by":"crossref","unstructured":"E. M. McCreight. The Dragon Computer System: An early overview. NATO ASI Series E, No. 96, pp. 83\u00e2\u0080\u0093101 (1985).","DOI":"10.1007\/978-94-009-5143-3_3"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB12","unstructured":"T. Terasawa and H. Amano. Performance evaluation of the mixed-protocol caches with instruction level multiprocessor simulator. Proc. IASTED Int. Conf. on Modeling and Simulation, pp. 1\u00e2\u0080\u00935 (May 1994)."},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB13","unstructured":"IEEE Standard Backplane Bus Specification for Multiprocessor Architectures: Futurebus. IEEE (June 1988)."},{"issue":"4","key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB14","first-page":"221","article-title":"Parallel logic simulation algorithm based on queries","volume":"J75-D-I","author":"Kudoh","year":"1992","journal-title":"Trans. I.E.I.C.E."},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB15","doi-asserted-by":"crossref","DOI":"10.1145\/130823.130824","volume-title":"SPLASH: Stanford parallel applications for shared-memory","author":"Singh","year":"1992"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB16","unstructured":"T. Matsumoto. Fine grain support mechanisms. Tech. Rep. IPSJ ARC77-12, pp. 91\u00e2\u0080\u009398 (July 1989). (in Japanese)"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB17","doi-asserted-by":"crossref","unstructured":"A. Gupta, A. Tucker, and S. Urushibara. The impact of operating system scheduling policies and synchronization methods on the performance of parallel applications. Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, pp. 120\u00e2\u0080\u0093132 (May 1991).","DOI":"10.1145\/107971.107985"},{"key":"10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P-BIB18","doi-asserted-by":"crossref","unstructured":"T. Terasawa and H. Amano. A cache coherency protocol for multiprocessor chip. Proc. 7th Annual IEEE Int. Conf. on Wafer-Scale Integration, pp. 238\u00e2\u0080\u0093247 (Jan. 1995).","DOI":"10.1109\/ICWSI.1995.515458"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F(SICI)1520-684X(199702)28:2%3C62::AID-SCJ7%3E3.0.CO;2-P","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/(SICI)1520-684X(199702)28:2%3C62::AID-SCJ7%3E3.0.CO;2-P","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T08:09:56Z","timestamp":1625126996000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/(SICI)1520-684X(199702)28:2<62::AID-SCJ7>3.0.CO;2-P"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,2]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997,2]]}},"URL":"https:\/\/doi.org\/10.1002\/(sici)1520-684x(199702)28:2<62::aid-scj7>3.0.co;2-p","relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"value":"0882-1666","type":"print"},{"value":"1520-684X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1997,2]]}}}