{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:36:07Z","timestamp":1734672967396,"version":"3.32.0"},"reference-count":13,"publisher":"Wiley","issue":"6","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":6652,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Syst. Comp. Jpn."],"published-print":{"date-parts":[[1997,6,15]]},"DOI":"10.1002\/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","type":"journal-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T09:19:26Z","timestamp":1100251166000},"page":"30-39","source":"Crossref","is-referenced-by-count":0,"title":["A diagnosis method for single logic design errors in gate-level combinational circuits"],"prefix":"10.1002","volume":"28","author":[{"given":"Atsushi","family":"Yoshikawa","sequence":"first","affiliation":[]},{"given":"Seiji","family":"Kajihara","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Numa","sequence":"additional","affiliation":[]},{"given":"Kozo","family":"Kinoshita","sequence":"additional","affiliation":[]}],"member":"311","reference":[{"issue":"1","key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB1","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1147\/rd.261.0106","article-title":"Boolean comparison of hardware and flowcharts","volume":"26","author":"Smith","year":"1982","journal-title":"IBM J. Res. Dev."},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB2","doi-asserted-by":"crossref","unstructured":"G. Odawara et al. A logic verifier based on Boolean comparison. Proc. 23rd DAC, pp. 208\u00e2\u0080\u0093214 (1986).","DOI":"10.1109\/DAC.1986.1586090"},{"issue":"8","key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB3","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","article-title":"Graph-based algorithms for Boolean function manipulation","volume":"C-35","author":"Bryant","year":"1986","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB4","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/43.3141","article-title":"Logic design verification via test generation","volume":"7","author":"Abadir","year":"1988","journal-title":"IEEE Trans. CAD"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB5","first-page":"468","volume":"ICCAD-90","author":"Tomita","journal-title":"An algorithm for locating logic design errors"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB6","doi-asserted-by":"crossref","unstructured":"Pomeranz and S. M. Reddy. On diagnosis and correction of design errors. ICCAD-93, pp. 500\u00e2\u0080\u0093507.","DOI":"10.1109\/ICCAD.1993.580104"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB7","doi-asserted-by":"crossref","unstructured":"P. Y. Chung, Y. M. Wang, and I. N. Haji. Diagnosis and correction of logic design errors in digital circuits. Proc. 30th DAC, pp. 503\u00e2\u0080\u0093508 (1993).","DOI":"10.1145\/157485.165003"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB8","doi-asserted-by":"crossref","unstructured":"M. Tomita, T. Yamamoto, F. Sumikawa, and K. Hirano. Rectification of multiple logic design errors in multiple output circuits. Proc. 31st DAC, pp. 212\u00e2\u0080\u0093217 (1994).","DOI":"10.1145\/196244.196356"},{"issue":"1","key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB9","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/54.262320","article-title":"Qualifying design quality through design experiments","volume":"11","author":"Aas","year":"1994","journal-title":"IEEE Des. Test Comput."},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB10","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1109\/43.3952","article-title":"A method of fault analysis for test generation and fault diagnosis","volume":"7","author":"Cox","year":"1988","journal-title":"IEEE Trans. CAD"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB11","first-page":"436","volume":"ICCAD-93","author":"Kajihara","journal-title":"Test generation for multiple faults based on parallel vector pair analysis"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB12","unstructured":"F. Brglez and H. Fujiwara. A neutral netlist of 10 combinational benchmark circuits and a target translation in Fortran. Special Session on ATPG and Fault Simulation, Proc. ISCAS'85."},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N-BIB13","doi-asserted-by":"crossref","unstructured":"S. Kajihara, H. Shiba, and K. Kinoshita. Removal of redundancy in logic circuits under classification of undetectable faults. FTCS-22, pp. 263\u00e2\u0080\u0093270 (1992).","DOI":"10.1109\/FTCS.1992.243575"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F(SICI)1520-684X(19970615)28:6%3C30::AID-SCJ4%3E3.0.CO;2-N","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/(SICI)1520-684X(19970615)28:6%3C30::AID-SCJ4%3E3.0.CO;2-N","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T23:48:10Z","timestamp":1734652090000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/(SICI)1520-684X(19970615)28:6<30::AID-SCJ4>3.0.CO;2-N"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,6,15]]},"references-count":13,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1997,6,15]]}},"URL":"https:\/\/doi.org\/10.1002\/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"type":"print","value":"0882-1666"},{"type":"electronic","value":"1520-684X"}],"subject":[],"published":{"date-parts":[[1997,6,15]]}}}