{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:36:16Z","timestamp":1734672976199,"version":"3.32.0"},"reference-count":11,"publisher":"Wiley","issue":"6","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":6652,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Syst. Comp. Jpn."],"published-print":{"date-parts":[[1997,6,15]]},"DOI":"10.1002\/(sici)1520-684x(19970615)28:6<49::aid-scj6>3.0.co;2-m","type":"journal-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T09:19:26Z","timestamp":1100251166000},"page":"49-59","source":"Crossref","is-referenced-by-count":0,"title":["Decoupled modified-bit cache"],"prefix":"10.1002","volume":"28","author":[{"given":"Masafumi","family":"Takahashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobuyuki","family":"Oba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadao","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"issue":"3","key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB1","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Comput. Surv."},{"volume-title":"Computer development. Theory of Multiprocessor Systems","year":"1994","author":"Wilkinson","key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB2"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB3","doi-asserted-by":"crossref","unstructured":"L. I. Kontothanassis and M. L. Scott. Software cache coherence for large scale multiprocessors. Proc. of 1st IEEE Symposium on High-Performance Computer Architecture, pp. 286\u00e2\u0080\u0093295 (1995).","DOI":"10.1109\/HPCA.1995.386534"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB4","doi-asserted-by":"crossref","unstructured":"D. Nagle, R. Uhlig, T. Mudge, and S. Sechrest. Optimal allocation of on-chip memory for multiple- API operation systems. Proc. of 21st Annual International Symposium on Computer Architecture, pp. 358\u00e2\u0080\u0093369 (1994).","DOI":"10.1145\/192007.192070"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB5","doi-asserted-by":"crossref","unstructured":"P. Sweazey and A. J. Smith. A class of compatible cache consistency protocols and their support by the IEEE futurebus. Proc. of 13th Annual International Symposium on Computer Architecture, pp. 414\u00e2\u0080\u0093423 (1986).","DOI":"10.1145\/17356.17404"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB6","doi-asserted-by":"crossref","unstructured":"Y. Chen and A. V. Viedenbaum. An effective write policy for software coherence schemes. Proc. of Super-computing '92, pp. 661\u00e2\u0080\u0093672.","DOI":"10.1109\/SUPERC.1992.236636"},{"issue":"10","key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB7","first-page":"3101","article-title":"mLRU page replacement algorithm in terms of the reference matrix","volume":"17","author":"Maruyama","year":"1975","journal-title":"IBM technical disclosure bulletin"},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB8","unstructured":"The VMEbus specification, Revision C. I, Motorola."},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB9","unstructured":"PCI local bus specification, Revision 2.0, PCI SIG."},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB10","unstructured":"B. J. Carter. Efficient distributed shared memory based on multi-protocol release consistency. PhD thesis, Rice University, Texas (1993)."},{"key":"10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M-BIB11","article-title":"Estimation of self-cleanup cache","volume":"94-ARC-109-7","author":"Mori","year":"1994","journal-title":"Joho Kenpo"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F(SICI)1520-684X(19970615)28:6%3C49::AID-SCJ6%3E3.0.CO;2-M","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/(SICI)1520-684X(19970615)28:6%3C49::AID-SCJ6%3E3.0.CO;2-M","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T23:48:20Z","timestamp":1734652100000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/(SICI)1520-684X(19970615)28:6<49::AID-SCJ6>3.0.CO;2-M"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,6,15]]},"references-count":11,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1997,6,15]]}},"URL":"https:\/\/doi.org\/10.1002\/(sici)1520-684x(19970615)28:6<49::aid-scj6>3.0.co;2-m","relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"type":"print","value":"0882-1666"},{"type":"electronic","value":"1520-684X"}],"subject":[],"published":{"date-parts":[[1997,6,15]]}}}