{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T15:50:50Z","timestamp":1648914650200},"reference-count":17,"publisher":"Wiley","issue":"8","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":6605,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Syst. Comp. Jpn."],"published-print":{"date-parts":[[1997,8]]},"DOI":"10.1002\/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","type":"journal-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T09:19:15Z","timestamp":1100251155000},"page":"33-43","source":"Crossref","is-referenced-by-count":1,"title":["Verification of asynchronous logic circuit design using process algebra"],"prefix":"10.1002","volume":"28","author":[{"given":"Tomohiro","family":"Yoneda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsufumi","family":"Shibayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Nanya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB1","first-page":"72","volume-title":"Asynchronous processors: Toward ultrahigh-speed VLSI systems","author":"Nanya","year":"1993"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB2","volume-title":"ACM Distinguished Dissertations","author":"Dill","year":"1989"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB3","volume-title":"Formal Verification of Hardware Design","author":"Dill","year":"1990"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB4","volume-title":"Communication and Concurrency","author":"Milner","year":"1989"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB5","volume-title":"Communicating Sequential Processes","author":"Hoare","year":"1985"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB6","volume-title":"Algebraic Theory of Processes","author":"Hennessy","year":"1988"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB7","first-page":"57","volume-title":"Asynchronous Design Methodologies","author":"Groenboom","year":"1993"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB8","volume-title":"Sequential Machines","author":"Tohma","year":"1983"},{"issue":"4","key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB9","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/BF01660032","article-title":"A formal model for defining and classifying delay-insensitive circuits","volume":"1","author":"Udding","year":"1986","journal-title":"Distributed Computing"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB10","first-page":"237","volume-title":"Formal Methods for VLSI Design","author":"Martin","year":"1990"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB11","unstructured":"J. Ebergen and R. Berks. VERDECT: A verifier for asynchronous circuits. IEEE TCCA Newsletter."},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB12","first-page":"45","volume-title":"Asynchronous Design Methodologies","author":"Salomon","year":"1993"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB13","volume-title":"Study on Formal Verification of Asynchronous Systems","author":"Shibayama","year":"1995"},{"issue":"11","key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB14","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/43.329261","article-title":"A correctness criterion for asynchronous circuit validation and optimization","volume":"13","author":"Gopalakrishnan","year":"1994","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB15","doi-asserted-by":"crossref","unstructured":"T. Yoneda, A. Shibayama, H. Schlingloff, and E. M. Clarke. Efficient verification of parallel real-time systems. LNCS 697 Computer Aided Verification, pp. 321\u00e2\u0080\u0093332 (1993).","DOI":"10.1007\/3-540-56922-7_27"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB16","doi-asserted-by":"crossref","unstructured":"T. Yoneda and T. Yoshikawa. Using partial orders for trace theoretic verification of asynchronous circuits. Proc. of Second International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 152\u00e2\u0080\u0093163 (1996).","DOI":"10.1109\/ASYNC.1996.494447"},{"key":"10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M-BIB17","unstructured":"M. Kuwako and T. Nanya. Simplifying the verification of 2-rail-2-phase Boolean implementations. Proc. of the 1995 I.E.I.C.E. Spring Conference. (in Japanese)"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F(SICI)1520-684X(199708)28:8%3C33::AID-SCJ5%3E3.0.CO;2-M","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/(SICI)1520-684X(199708)28:8%3C33::AID-SCJ5%3E3.0.CO;2-M","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T08:34:38Z","timestamp":1625128478000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/(SICI)1520-684X(199708)28:8<33::AID-SCJ5>3.0.CO;2-M"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,8]]},"references-count":17,"journal-issue":{"issue":"8","published-print":{"date-parts":[[1997,8]]}},"URL":"https:\/\/doi.org\/10.1002\/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"value":"0882-1666","type":"print"},{"value":"1520-684X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1997,8]]}}}