{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T05:16:27Z","timestamp":1733202987982,"version":"3.30.0"},"reference-count":14,"publisher":"Wiley","issue":"4","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":6362,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Syst. Comp. Jpn."],"published-print":{"date-parts":[[1998,4]]},"DOI":"10.1002\/(sici)1520-684x(199804)29:4<86::aid-scj9>3.0.co;2-k","type":"journal-article","created":{"date-parts":[[2002,8,25]],"date-time":"2002-08-25T19:32:29Z","timestamp":1030303949000},"page":"86-94","source":"Crossref","is-referenced-by-count":0,"title":["Instruction fetch and dispatch scheme with flag-in-cache\/in-IBR"],"prefix":"10.1002","volume":"29","author":[{"given":"Shoji","family":"Yoshida","sequence":"first","affiliation":[]},{"given":"Shigeya","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Kotaro","family":"Matsuo","sequence":"additional","affiliation":[]},{"given":"Takashi","family":"Hotta","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Sawamoto","sequence":"additional","affiliation":[]},{"given":"Teruhisa","family":"Shimizu","sequence":"additional","affiliation":[]}],"member":"311","reference":[{"key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB1","doi-asserted-by":"crossref","unstructured":"P. Gronowski et al. A 433 MHz 64 b quad-issue RISC microprocessor. Proc. of ISSCC, [FP 13. 7], pp. 222\u00e2\u0080\u0093223 (1996).","DOI":"10.1109\/JSSC.1996.542313"},{"key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB2","doi-asserted-by":"crossref","unstructured":"J. Montanaro et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor. Proc. of ISSCC, [FP 13.3], pp. 214\u00e2\u0080\u0093215 (1996).","DOI":"10.1109\/JSSC.1996.542315"},{"issue":"1","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB3","first-page":"8","article-title":"A VLSI RISC","volume":"28","author":"Patterson","year":"1985","journal-title":"IEEE Computer"},{"issue":"1","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB4","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1147\/rd.341.0037","article-title":"Machine organization of the IBM RISC System\/6000 processor","volume":"34","author":"Grohoski","year":"1990","journal-title":"IBM J. of Research and Development"},{"volume-title":"Superscalar Microprocessor Design","year":"1991","author":"Johnson","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB5"},{"key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB6","doi-asserted-by":"crossref","unstructured":"G. Blanck and S. Krueger. The superSPARC microprocessor. IEEE Compcon 92, pp. 136\u00e2\u0080\u0093141.","DOI":"10.1109\/CMPCON.1992.186699"},{"issue":"2","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB7","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/40.372349","article-title":"Superscalar instruction execution in the 21164 alpha microprocessor","volume":"15","author":"Edmondson","year":"1995","journal-title":"IEEE micro"},{"issue":"4","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB8","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/4.280686","article-title":"A 120-MHz BiCMOS superscalar RISC processor","volume":"29","author":"Tanaka","year":"1994","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB9","doi-asserted-by":"crossref","unstructured":"R. Lee, M. Mahon, and D. Morris. Path length reduction features in the PA-RISC architecture. IEEE Compcon 92, pp. 129\u00e2\u0080\u0093135 (1992).","DOI":"10.1109\/CMPCON.1992.186698"},{"issue":"1","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB10","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch prediction strategies and branch target buffer design","volume":"17","author":"Lee","year":"1984","journal-title":"IEEE Computer"},{"key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB11","doi-asserted-by":"crossref","unstructured":"T. Y. Yeh and N. Patt. Alternative implementations of two-level adaptive branch prediction. Proc. of the 19th ISCA, pp. 124\u00e2\u0080\u0093134 (1992).","DOI":"10.1145\/139669.139709"},{"key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB12","doi-asserted-by":"crossref","unstructured":"K. Shimamura et al. A superscalar RISC processor with pseudo vector processing feature. Proc. of ICCD, pp. 102\u00e2\u0080\u0093109 (Oct. 1995).","DOI":"10.1109\/ICCD.1995.528797"},{"issue":"301","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB13","article-title":"RISC processor for parallel computer with pseudo vector processing feature","volume":"95","author":"Saito","year":"1995","journal-title":"Tech. Rep. I.E.I.C.E."},{"issue":"1","key":"10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K-BIB14","first-page":"18","article-title":"Architecture of super parallel computer CP-PACS","volume":"37","author":"Nakasawa","year":"1996","journal-title":"Information Processing"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F(SICI)1520-684X(199804)29:4%3C86::AID-SCJ9%3E3.0.CO;2-K","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/(SICI)1520-684X(199804)29:4%3C86::AID-SCJ9%3E3.0.CO;2-K","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T19:41:11Z","timestamp":1733168471000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/(SICI)1520-684X(199804)29:4<86::AID-SCJ9>3.0.CO;2-K"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,4]]},"references-count":14,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1998,4]]}},"URL":"https:\/\/doi.org\/10.1002\/(sici)1520-684x(199804)29:4<86::aid-scj9>3.0.co;2-k","relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"type":"print","value":"0882-1666"},{"type":"electronic","value":"1520-684X"}],"subject":[],"published":{"date-parts":[[1998,4]]}}}