{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T01:27:42Z","timestamp":1648690062805},"reference-count":22,"publisher":"Wiley","issue":"5","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":5967,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Syst. Comp. Jpn."],"published-print":{"date-parts":[[1999,5]]},"DOI":"10.1002\/(sici)1520-684x(199905)30:5<18::aid-scj3>3.0.co;2-o","type":"journal-article","created":{"date-parts":[[2004,11,14]],"date-time":"2004-11-14T16:46:49Z","timestamp":1100450809000},"page":"18-27","source":"Crossref","is-referenced-by-count":0,"title":["Random pattern testable design with partial circuit duplication and IDDQ testing"],"prefix":"10.1002","volume":"30","author":[{"given":"Hiroshi","family":"Yokoyama","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Tamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB1","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/54.211530","author":"Agarwal","year":"1993","journal-title":"Trans IEEE Design & Test of Computers"},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB2","author":"Kagaris","year":"94","unstructured":"A design for testability technique for test pattern generation with LFSRs. Proc VLSI Test Symp'94:68-73."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB3","author":"AlShaibi","year":"96","unstructured":"MFBIST: A BIST method for random pattern resistant circuits. Proc ITC'96: 176-185."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB4","author":"Muradali","year":"90","unstructured":"A new procedure for weighted random Built-In Self-Test. Proc ITC90:660-669."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB5","author":"Miranda","year":"93","unstructured":"Generation of optimized single distributions of weights for random Built-In Self Test. Proc ITC93:1023-1050."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB6","author":"Wunderlich","year":"88","unstructured":"Multiple distributions for biased random test patterns. Proc ITC88:236-244."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB7","author":"Bershteyn","year":"93","unstructured":"Calculation of multiple sets of weights for weighted random testing. Proc ITC93:1031-1040."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB8","author":"Kapur","year":"94","unstructured":"Design of an efficient weighted random pattern generation system. Proc ITC94:491-499."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB9","author":"Neebel","year":"94","unstructured":"Multiple weighted cellular automata. Proc VLSI Test Symp94:81-86."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB10","author":"Schotten","year":"95","unstructured":"Test point insertion for an area efficient BIST. Proc ITC95:515-523."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB11","author":"Gundlach","year":"90","unstructured":"On automatic testpoint insertion in sequential circuits. Proc ITC90:1072-1079."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB12","author":"Chandra","unstructured":"Practical considerations in ATPG using CrossCheck technology. Proc ATS92:88-93."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB13","author":"Mao","year":"90","unstructured":"QUIETEST: A quiescent current testing methodology for detecting leakage faults. Proc ICCAD-90:280-283."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB14","author":"Dorey","year":"88","unstructured":"Reliability testing by electrical measurement. Proc ITC88:417-426."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB15","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/54.386005","volume":"12","author":"Josephson","year":"1995","journal-title":"Trans IEEE Design & Test of Computers"},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB16","author":"Singh","year":"94","unstructured":"Incorporating IDDQ testing in BIST: Improved coverage through test diversity. Proc VLSI Test Symp94:374-379."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB17","author":"Baker","year":"94","unstructured":"QTAG: A standard for test fixture based IDDQ\/ISSQ monitors. Proc ITC94:194-202."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB18","author":"Maly","year":"1988","unstructured":"Built-in current testing: Feasibility study. Int Conf on Computer-Aided Design 1988: 340-343."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB19","author":"Hsue","year":"93","unstructured":"Built-in current sensor for IDDQ test in CMOS. Proc ITC93:635-641."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB20","author":"Brglez","year":"1985","unstructured":"A neutral netlist of 10 combinational benchmark designs and a special translator in FORTRAN. Int Symp on Circuits and Systems 1985:151-158."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB21","author":"Tromp","year":"91","unstructured":"Logic synthesis of 100-percent testable logic networks. Proc ICCD'91, http:\/\/www.cbl.ncsu.edu\/pub\/Benchmark?dirs\/ISCAS85\/NONREDUN\/."},{"key":"10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O-BIB22","author":"Brglez","year":"1989","unstructured":"Accelerated ATPG and fault grading via testability. Int Symp on Circuits and Systems 1989:1929-1934."}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F(SICI)1520-684X(199905)30:5%3C18::AID-SCJ3%3E3.0.CO;2-O","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/(SICI)1520-684X(199905)30:5%3C18::AID-SCJ3%3E3.0.CO;2-O","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T08:57:40Z","timestamp":1625129860000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/(SICI)1520-684X(199905)30:5<18::AID-SCJ3>3.0.CO;2-O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,5]]},"references-count":22,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1999,5]]}},"URL":"https:\/\/doi.org\/10.1002\/(sici)1520-684x(199905)30:5<18::aid-scj3>3.0.co;2-o","relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"value":"0882-1666","type":"print"},{"value":"1520-684X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1999,5]]}}}