{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:26:36Z","timestamp":1752459996937},"reference-count":23,"publisher":"Wiley","issue":"5","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":5722,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Concurrency: Pract. Exper."],"published-print":{"date-parts":[[2000,4,25]]},"DOI":"10.1002\/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","type":"journal-article","created":{"date-parts":[[2002,9,10]],"date-time":"2002-09-10T18:19:05Z","timestamp":1031681945000},"page":"311-326","source":"Crossref","is-referenced-by-count":9,"title":["Parallel VLSI test in a shared-memory multiprocessor"],"prefix":"10.1002","volume":"12","author":[{"given":"C.","family":"Gil","sequence":"first","affiliation":[]},{"given":"J.","family":"Ortega","sequence":"additional","affiliation":[]},{"given":"M. G.","family":"Montoya","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2000]]},"reference":[{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB1","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/2.108056","volume":"25","author":"Klenke","year":"1992","journal-title":"Computer"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB2","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"30","author":"Goel","year":"1981","journal-title":"IEEE Transactions on Computing"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB3","first-page":"41","author":"Arvindam","year":"1990","journal-title":"Lecture Notes in Artificial Intelligence"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB4","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/43.57783","volume":"9","author":"Fujiwara","year":"1990","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB5","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/71.395397","volume":"6","author":"Fujiwara","year":"1995","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB6","first-page":"199","volume-title":"5th Euromicro on PDP","author":"Gil","year":"1997","unstructured":"A parallel test pattern generator based on spectral techniques. 5th Euromicro on PDP. IEEE Computer Society, 1997; 199-204."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB7","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/TEST.1988.207786","volume-title":"Proceedings 1988 International Test Conference","author":"Hirose","year":"1988","unstructured":"A method to generate tests for combinational logic circuits using an ultra high speed logic simulator. Proceedings 1988 International Test Conference. CS Press: Los Alamitos, CA, 1988; 102-107."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB8","first-page":"156","volume-title":"Proceedings IEEE International Conference Computer-Aided Design","author":"Motohara","year":"1986","unstructured":"A parallel scheme for test pattern generation. Proceedings IEEE International Conference Computer-Aided Design. CS Press: Los Alamitos, CA, 1986; 156-159."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB9","first-page":"718","volume-title":"International Test Conference","author":"Patil","year":"1989","unstructured":"Fault partitioning issues in an integrated parallel test generation\/fault simulation environment. International Test Conference. IEEE Computer Society, 1989; 718-726."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB10","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/43.46806","volume":"9","author":"Patil","year":"1990","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB11","first-page":"664","volume-title":"Proceedings IEEE International Conference on Computer-Design","author":"Smith","year":"1987","unstructured":"An analysis of several approaches to circuit partitioning for parallel logic simulation. Proceedings IEEE International Conference on Computer-Design. CS Press: Los Alamitos, CA, 1987; 664-667."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB12","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1109\/43.506139","volume":"15","author":"Wolf","year":"1996","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB13","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1049\/ip-cdt:19982024","volume":"4","author":"Gil","year":"1998","journal-title":"IEE Proceedings Computer and Digital Techniques"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB14","doi-asserted-by":"crossref","first-page":"1516","DOI":"10.1109\/43.476582","volume":"14","author":"Stanion","year":"1995","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB15","doi-asserted-by":"crossref","first-page":"788","DOI":"10.1109\/12.24287","volume":"38","author":"Damarla","year":"1989","journal-title":"IEEE Transactions on Computing"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB16","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1080\/00207219108921277","volume":"70","author":"Green","year":"1991","journal-title":"International Journal of Electronics"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB17","doi-asserted-by":"crossref","first-page":"968","DOI":"10.1109\/12.238487","volume":"42","author":"Ortega","year":"1993","journal-title":"IEEE Transactions on Computers"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB18","volume-title":"Simulated Annealing and Boltzmann Machines. A Stochastic Approach to Combinatorial Optimization and Neural Computing","author":"Aarts","year":"1990","unstructured":"Simulated Annealing and Boltzmann Machines. A Stochastic Approach to Combinatorial Optimization and Neural Computing. John Wiley & Sons, 1990."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB19","first-page":"70","volume-title":"Modern Heuristic Techniques for Combinatorial Problems","author":"Glover","year":"1993","unstructured":"Tabu search. Modern Heuristic Techniques for Combinatorial Problems, (ed.). McGraw-Hill: London, 1993; 70-150."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB20","first-page":"1","volume":"565","author":"Gil","year":"1998","journal-title":"Future Generation Computer Systems Journal"},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB21","author":"Brglez","year":"1985","unstructured":"Neural netlist of ten combinational benchmark circuits and a target translator in FORTRAN. Proceedings IEEE ISCAS'85, 1985; 1929-1934."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB22","author":"Brglez","year":"1989","unstructured":"Combination profiles of sequential benchmark circuits. Proceedings IEEE ISCAS'89, 1989; 663-698."},{"key":"10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q-BIB23","author":"Klenke","year":"1993","unstructured":"Parallelization methods for circuit partitioning based parallel automatic test pattern generation. IEEE VLSI Test Symposium, 1993; 71-78."}],"container-title":["Concurrency: Practice and Experience"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F1096-9128(20000425)12:5%3C311::AID-CPE492%3E3.0.CO;2-Q","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/1096-9128(20000425)12:5%3C311::AID-CPE492%3E3.0.CO;2-Q","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T11:02:17Z","timestamp":1625137337000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/1096-9128(20000425)12:5<311::AID-CPE492>3.0.CO;2-Q"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"references-count":23,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2000,4,25]]}},"URL":"https:\/\/doi.org\/10.1002\/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","relation":{},"ISSN":["1040-3108","1096-9128"],"issn-type":[{"value":"1040-3108","type":"print"},{"value":"1096-9128","type":"electronic"}],"subject":[],"published":{"date-parts":[[2000]]}}}