{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T03:40:07Z","timestamp":1738986007829,"version":"3.37.0"},"edition-number":"1","reference-count":122,"publisher":"Wiley","isbn-type":[{"type":"print","value":"9780471383932"},{"type":"electronic","value":"9780470050118"}],"license":[{"start":{"date-parts":[[2009,3,16]],"date-time":"2009-03-16T00:00:00Z","timestamp":1237161600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Logic testing involves the process of testing the digital logic portion of a circuit under test (CUT). The digital logic can be reconfigured in test mode to include<jats:italic>test logic<\/jats:italic>to improve the testability and test quality of the circuit. Logic testing typically consists of applying a set of test stimuli to the inputs of the digital logic while analyzing the output responses. Depending on needs, both input test stimuli and output response analysis can be generated and performed inside the chip. Circuits that produce the correct output responses for all input stimuli pass the test and are considered to be fault free. Those circuits that fail to produce a correct response at any point during the test sequence are assumed to be faulty.<\/jats:p>","DOI":"10.1002\/9780470050118.ecse047","type":"other","created":{"date-parts":[[2009,3,9]],"date-time":"2009-03-09T17:48:02Z","timestamp":1236620882000},"page":"1770-1782","source":"Crossref","is-referenced-by-count":1,"title":["Logic Testing"],"prefix":"10.1002","author":[{"given":"Laung\u2010Terng (L.\u2010T.)","family":"Wang","sequence":"first","affiliation":[]},{"given":"Charles E.","family":"Stroud","sequence":"additional","affiliation":[]},{"given":"Kwang\u2010Ting (Tim)","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2009,3,16]]},"reference":[{"key":"e_1_2_8_2_1_1","unstructured":"G.Moore Cramming more components onto integrated circuits Electronics 114\u2013117 1965."},{"key":"e_1_2_8_2_2_1","unstructured":"SIA The International Technology Roadmap for Semiconductors: 2007 Update Semiconductor Industry Association San Jose CA Available:http:\/\/public.itrs.net 2007."},{"volume-title":"System\u2010on\u2010Chip Test Architectures: Nanometer Design for Testability","year":"2007","author":"Wang L.\u2010T.","key":"e_1_2_8_2_3_1"},{"volume-title":"VLSI Test Principles and Architectures: Design for Testability","year":"2006","author":"Wang L.\u2010T.","key":"e_1_2_8_2_4_1"},{"key":"e_1_2_8_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"e_1_2_8_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_2_8_2_7_1","doi-asserted-by":"crossref","unstructured":"M.Ohlsson P.Dyreklev K.Johansson andP.Alfke Neutron single event upsets in SRAM\u2010based FPGAs Proc. IEEE Nuclear and Space Radiation Effects Conf. 1998 pp.177\u2013180.","DOI":"10.1109\/REDW.1998.731500"},{"key":"e_1_2_8_2_8_1","doi-asserted-by":"crossref","unstructured":"E. J.McCluskeyandF.Buelow IC quality and test transparency Proc. IEEE Int. Test Conf. 1988 pp.295\u2013301.","DOI":"10.1109\/TEST.1988.207814"},{"key":"e_1_2_8_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675742"},{"volume-title":"Essentials of Electronic Testing for Digital, Memory & Mixed\u2010Signal VLSI Circuits","year":"2000","author":"Bushnell M. L.","key":"e_1_2_8_2_10_1"},{"key":"e_1_2_8_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12531"},{"volume-title":"Logic Design Principles: With Emphasis on Testable Semicustom Circuits","year":"1986","author":"McCluskey E. J.","key":"e_1_2_8_2_12_1"},{"key":"e_1_2_8_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"e_1_2_8_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.40"},{"volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","year":"2008","author":"Wang L.\u2010T.","key":"e_1_2_8_2_15_1"},{"key":"e_1_2_8_2_16_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"volume-title":"A Designer's Guide to Built\u2010In Self\u2010Test","year":"2002","author":"Stroud C. E.","key":"e_1_2_8_2_17_1"},{"key":"e_1_2_8_2_18_1","unstructured":"Y.Sato S.Hamada T.Maeda A.Takatori Y.Nozuyama andS.Kajihara Invisible delay quality\u2014SDQM model lights up what could not be seen Proc. IEEE Int. Test Conf. 2005 Paper47.1."},{"volume-title":"Digital Systems Testing and Testable Design","year":"1990","author":"Abramovici M.","key":"e_1_2_8_2_19_1"},{"key":"e_1_2_8_2_20_1","first-page":"R\u201072","article-title":"Fault detection test generation for sequential logic heuristic tree search","author":"Rutman R. A.","year":"1972","journal-title":"IEEE Computer Repository"},{"key":"e_1_2_8_2_21_1","unstructured":"J. E.StephensonandJ.Garson A testability measure for register transfer level digital circuits Proc. IEEE Fault\u2010Tolerant Computing Symp. 1976 pp.101\u2013107."},{"key":"e_1_2_8_2_22_1","unstructured":"M. A.Breuer New concepts in automated testing of digital circuits Proc. EEC Symp. on CAD of Digital Electronic Circuits and Systems 1978 pp.69\u201392."},{"key":"e_1_2_8_2_23_1","doi-asserted-by":"crossref","unstructured":"J.Grason TMEAS\u2014a testability measurement program Proc. ACM\/IEEE Design Automation Conf. 1979 pp.156\u2013161.","DOI":"10.1109\/DAC.1979.1600103"},{"key":"e_1_2_8_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"e_1_2_8_2_25_1","doi-asserted-by":"crossref","unstructured":"L. H.GoldsteinandE. L.Thigpen SCOAP: Sandia controllability\/observability analysis program Proc. ACM\/IEEE Design Automation Conf. 1980 pp.190\u2013196.","DOI":"10.1145\/800139.804528"},{"key":"e_1_2_8_2_26_1","unstructured":"L.\u2010T.Wang andE.Law An enhanced Daisy testability analyzer (DTA) Proc. Automatic Testing Conf. 1985 pp.223\u2013229."},{"key":"e_1_2_8_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"e_1_2_8_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009315"},{"key":"e_1_2_8_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294683"},{"key":"e_1_2_8_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676041"},{"key":"e_1_2_8_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3198"},{"key":"e_1_2_8_2_32_1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511816321"},{"key":"e_1_2_8_2_33_1","unstructured":"B.CheungandL.\u2010T.Wang The seven deadly sins of scan\u2010based designs Integrated System Design Available:www.eetimes.com\/editorial\/1997\/test9708.html 1997."},{"issue":"2","key":"e_1_2_8_2_34_1","first-page":"165","article-title":"A logic design structure for LSI testability","volume":"2","author":"Eichelberger E. B.","year":"1978","journal-title":"J. Design Auto. Fault\u2010Tolerant Comput."},{"key":"e_1_2_8_2_35_1","unstructured":"P. H.BardellandW. H.McAnney Self\u2010testing of multiple logic modules Proc. IEEE Int. Test Conf. 1982 pp.200\u2013204."},{"volume-title":"Built\u2010In Test for VLSI: Pseudorandom Techniques","year":"1987","author":"Bardell P. H.","key":"e_1_2_8_2_36_1"},{"volume-title":"Arithmetic Built\u2010In Self\u2010Test for Embedded Systems","year":"1998","author":"Rajski J.","key":"e_1_2_8_2_37_1"},{"volume-title":"Principles of Testing Electronic Systems","year":"2000","author":"Mourad S.","key":"e_1_2_8_2_38_1"},{"volume-title":"Design for At\u2010Speed Test, Diagnosis and Measurement","year":"2000","author":"Nadeau\u2010Dostie B.","key":"e_1_2_8_2_39_1"},{"key":"e_1_2_8_2_40_1","doi-asserted-by":"crossref","unstructured":"H.\u2010C.Tsai K.\u2010T.Cheng andS.Bhawmik Improving the test quality for scan\u2010based BIST using a general test application scheme Proc. ACM\/IEEE Design Automation Conf. 1999 pp.748\u2013753.","DOI":"10.1145\/309847.310050"},{"key":"e_1_2_8_2_41_1","unstructured":"B.K\u00f6nemann J.Mucha andG.Zwiehoff Built\u2010in logic block observation techniques Proc. IEEE Int. Test Conf. 1979 pp.37\u201341."},{"key":"e_1_2_8_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051391"},{"issue":"3","key":"e_1_2_8_2_43_1","first-page":"1054","article-title":"Concurrent built\u2010in logic block observer (CBILBO)","volume":"3","author":"Wang L.\u2010T.","year":"1986","journal-title":"Proc. IEEE Int. Symp. on Circuits and Systems"},{"volume-title":"The Embedded Systems Handbook","year":"2006","author":"Cheng K.\u2010T.","key":"e_1_2_8_2_44_1"},{"key":"e_1_2_8_2_45_1","doi-asserted-by":"crossref","unstructured":"S. M.Reddy K.Miyase S.Kajihara andI.Pomeranz On test data volume reduction for multiple scan chain designs Proc. IEEE VLSI Test Symp. 2002 pp.103\u2013108.","DOI":"10.1109\/VTS.2002.1011119"},{"key":"e_1_2_8_2_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811452"},{"key":"e_1_2_8_2_47_1","doi-asserted-by":"crossref","unstructured":"A.JasandN. A.Touba Test vector compression via cyclical scan chains and its application to testing core\u2010based designs Proc. IEEE Int. Test Conf. 1998 pp.458\u2013464.","DOI":"10.1109\/TEST.1998.743186"},{"key":"e_1_2_8_2_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.913754"},{"key":"e_1_2_8_2_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"e_1_2_8_2_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.811328"},{"key":"e_1_2_8_2_51_1","doi-asserted-by":"crossref","unstructured":"I.HamzaogluandJ. H.Patel Reducing test application time for full scan embedded cores Proc. IEEE Fault\u2010Tolerant Computing Symp. 1999 pp.260\u2013267.","DOI":"10.1109\/FTCS.1999.781060"},{"key":"e_1_2_8_2_52_1","doi-asserted-by":"crossref","unstructured":"A.Chandra H.Yan andR.Kapur Multimode Illinois scan architecture for test application time and test data volume reduction Proc. IEEE VLSI Test Symp. 2007 pp.84\u201392.","DOI":"10.1109\/VTS.2007.39"},{"key":"e_1_2_8_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.55"},{"key":"e_1_2_8_2_54_1","doi-asserted-by":"crossref","unstructured":"N.Sitchinava S.Samaranayake R.Kapur E.Gizdarski F.Neuveux andT. W.Williams Changing the scan enable during shift Proc. IEEE VLSI Test Symp. 2004 pp.73\u201378.","DOI":"10.1109\/VTEST.2004.1299228"},{"key":"e_1_2_8_2_55_1","doi-asserted-by":"crossref","unstructured":"P.Wohl J. A.Waicukauski R.Kapur S.Ramnath E.Gizdarski T. W.Williams andP.Jaini Minimizing the impact of scan compression Proc. IEEE VLSI Test Symp. 2007 pp.67\u201374.","DOI":"10.1109\/VTS.2007.38"},{"key":"e_1_2_8_2_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.56"},{"key":"e_1_2_8_2_57_1","doi-asserted-by":"crossref","unstructured":"L.\u2010T.Wang X.Wen H.Furukawa F.\u2010S.Hsu S.\u2010H.Lin S.\u2010W.Tsai K. S.Abdel\u2010Hafez andS.Wu VirtualScan: A new compressed scan technology for test cost reduction Proc. IEEE Int. Test Conf. 2004 pp.916\u2013925.","DOI":"10.1109\/TEST.2004.1387356"},{"key":"e_1_2_8_2_58_1","unstructured":"L.\u2010T.Wang H.\u2010P.Wang X.Wen M.\u2010C.Lin S.\u2010H.Lin D.\u2010C.Yeh S.\u2010W.Tsai andK. S.Abdel\u2010Hafez Method and Apparatus for Broadcasting Scan Patterns in a Scan Based Integrated Circuit United States Patent numbers 7 412 672 and 7 412 672 2008."},{"key":"e_1_2_8_2_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"e_1_2_8_2_60_1","doi-asserted-by":"crossref","unstructured":"P.Wohl J. A.Waicukauski andS.Ramnath Fully X\u2010tolerant combinational scan compression Proc. IEEE Int. Test Conf. 2007 Paper6.1.","DOI":"10.1109\/TEST.2007.4437575"},{"key":"e_1_2_8_2_61_1","doi-asserted-by":"crossref","unstructured":"N. A.Touba X\u2010canceling MISR\u2014An X\u2010tolerant methodology for compacting output responses with unknowns using a MISR Proc. IEEE Int. Test Conf. 2007 Paper6.2.","DOI":"10.1109\/TEST.2007.4437576"},{"key":"e_1_2_8_2_62_1","doi-asserted-by":"crossref","unstructured":"M.Chao K.\u2010T.Cheng S.Wang S.Chakradhar andW.Wei A hybrid scheme for compacting test responses with unknown values Proc. IEEE Int. Conf. on Computer\u2010Aided Design 2007 pp.513\u2013519.","DOI":"10.1109\/ICCAD.2007.4397316"},{"key":"e_1_2_8_2_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"},{"issue":"12","key":"e_1_2_8_2_64_1","first-page":"20","article-title":"Fault simulation for structured VLSI","volume":"6","author":"Waicukauski J. A.","year":"1985","journal-title":"Proc. VLSI System Design"},{"issue":"4","key":"e_1_2_8_2_65_1","first-page":"39","article-title":"Concurrent simulation of nearly identical digital networks","volume":"7","author":"Ulrich E. G.","year":"1974","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_8_2_66_1","doi-asserted-by":"crossref","unstructured":"W.\u2010T.ChengandM.\u2010L.Yu Differential fault simulation: A fast method using minimal memory Proc. ACM\/IEEE Design Automation Conf. 1989 pp.424\u2013428.","DOI":"10.1145\/74382.74453"},{"key":"e_1_2_8_2_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.124398"},{"volume-title":"EDA for IC System Design, Verification, and Testing","year":"2006","author":"Cheng K.\u2010T.","key":"e_1_2_8_2_68_1"},{"key":"e_1_2_8_2_69_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"e_1_2_8_2_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"e_1_2_8_2_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"e_1_2_8_2_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"e_1_2_8_2_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31539"},{"key":"e_1_2_8_2_74_1","first-page":"69","article-title":"A procedure for generating test sequences to detect sequential circuit failures","volume":"12","author":"Kubo H.","year":"1968","journal-title":"NEC Res. Develop."},{"key":"e_1_2_8_2_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223315"},{"key":"e_1_2_8_2_76_1","doi-asserted-by":"crossref","unstructured":"W.\u2010T.Cheng The BACK algorithm for sequential test generation Proc. IEEE Int. Conf. on Computer Design 1988 pp.66\u201369.","DOI":"10.1109\/ICCD.1988.25661"},{"key":"e_1_2_8_2_77_1","doi-asserted-by":"crossref","unstructured":"R.Marlett EBT: A comprehensive test generation technique for highly sequential circuits Proc. ACM\/IEEE Design Automation Conf. 1978 pp.332\u2013339.","DOI":"10.1109\/DAC.1978.1585194"},{"key":"e_1_2_8_2_78_1","doi-asserted-by":"crossref","unstructured":"T. M.NiermannandJ. H.Patel HITEC: A test generation package for sequential circuits Proc. European Design Automation Conf. 1991 pp.214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"e_1_2_8_2_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.247839"},{"key":"e_1_2_8_2_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"e_1_2_8_2_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"e_1_2_8_2_82_1","doi-asserted-by":"crossref","unstructured":"M. W.Moskewicz C. F.Madigan Y.Zhao L.Zhang andS.Malik Chaff: Engineering an efficient SAT solver Proc. ACM\/IEEE Design Automation Conference 2001 pp.530\u2013535.","DOI":"10.1145\/378239.379017"},{"key":"e_1_2_8_2_83_1","doi-asserted-by":"crossref","unstructured":"N.E\u00e9nandN.S\u00f6rensson An extensible SAT\u2010solver Proc. Sixth International Conference on Theory and Applications of Satisfiability Testing pp.2003 502\u2013518.","DOI":"10.1007\/978-3-540-24605-3_37"},{"key":"e_1_2_8_2_84_1","doi-asserted-by":"crossref","unstructured":"F.Lu M. K.Iyer G.Parthasarathy L.\u2010C.Wang K.\u2010T.Cheng andK. C. An efficient sequential SAT solver with improved search strategies Proc. ACM\/IEEE Design Automation and Test in Europe Conf. 2005 pp.1102\u20131107.","DOI":"10.1109\/DATE.2005.55"},{"key":"e_1_2_8_2_85_1","doi-asserted-by":"crossref","unstructured":"Y.\u2010M.Jiang K.\u2010T.Cheng andA.\u2010C.Deng Estimation of maximum power supply noise for deep submicron designs Proc. ACM Symp. on Low Power Electronics and Design 1998 pp.233\u2013238.","DOI":"10.1145\/280756.280915"},{"key":"e_1_2_8_2_86_1","unstructured":"K. T.Lee C.Nordquist andJ. A.Abraham Automatic test pattern generation for crosstalk glitches in digital circuits Proc. IEEE VLSI Test Symp. 1998 pp.34\u201339."},{"key":"e_1_2_8_2_87_1","unstructured":"W.\u2010Y.Chen S.Gupta andM.Breuer Test generation for crosstalk\u2010induced delay in integrated circuits Proc. IEEE Int. Test Conf. 1999 pp.191\u2013200."},{"key":"e_1_2_8_2_88_1","doi-asserted-by":"crossref","unstructured":"L.Chen X.Bai andS.Dey Testing for interconnect crosstalk defects using on\u2010chip embedded processor cores Proc. ACM\/IEEE Design Automation Conf. 2001 pp.317\u2013322.","DOI":"10.1145\/378239.378498"},{"key":"e_1_2_8_2_89_1","unstructured":"L.\u2010C.Chen T. M.Mak M. A.Breuer andS. A.Gupta Crosstalk test generation on pseudo industrial circuits: A case study Proc. IEEE Int. Test Conf. 2001 pp.548\u2013557."},{"key":"e_1_2_8_2_90_1","doi-asserted-by":"crossref","unstructured":"A.Krstic Y\u2010MJiang andK.\u2010T.Cheng Delay testing considering power supply noise effects Proc. IEEE Int. Test Conf. 1999 pp.181\u2013190.","DOI":"10.1109\/TEST.1999.805629"},{"key":"e_1_2_8_2_91_1","doi-asserted-by":"crossref","unstructured":"A.Krstic J.\u2010J.Liou Y.\u2010M.Jiang andK.\u2010T.Cheng Delay testing considering crosstalk\u2010induced effects Proc. IEEE Int. Test Conf. 2001 pp.558\u2013567.","DOI":"10.1109\/TEST.2001.966674"},{"key":"e_1_2_8_2_92_1","unstructured":"Y.\u2010S.Chang S. K.Gupta andM. A.Breuer Test generation for maximizing ground bounce considering circuit delay Proc. IEEE VLSI Test Symp. pp.151\u2013157 2003."},{"key":"e_1_2_8_2_93_1","doi-asserted-by":"crossref","unstructured":"M.Nourani M.Tehranipoor andN.Ahmed Pattern generation and estimation for power supply noise analysis Proc. IEEE VLSI Test Symp. 2005 pp.439\u2013444.","DOI":"10.1109\/VTS.2005.65"},{"key":"e_1_2_8_2_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.77"},{"key":"e_1_2_8_2_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.80"},{"key":"e_1_2_8_2_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.76"},{"key":"e_1_2_8_2_97_1","doi-asserted-by":"crossref","unstructured":"X.Wen K.Miyase S.Kajihara T.Suzuki Y.Yamato P.Girard Y.Ohsumi andL.\u2010T.Wang A novel scheme to reduce power supply noise for high\u2010quality at\u2010speed scan testing Proc. IEEE Int. Test Conf. 2007 Paper25.1.","DOI":"10.1109\/TEST.2007.4437632"},{"key":"e_1_2_8_2_98_1","doi-asserted-by":"crossref","unstructured":"M.Yilmaz K.Chakrabarty andM.Tehranipoor Test\u2010pattern grading and pattern selection for small\u2010delay defects Proc. IEEE VLSI Test Symp. 2008 pp.233\u2013239.","DOI":"10.1109\/VTS.2008.32"},{"key":"e_1_2_8_2_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675602"},{"key":"e_1_2_8_2_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676471"},{"key":"e_1_2_8_2_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.317464"},{"key":"e_1_2_8_2_102_1","doi-asserted-by":"crossref","unstructured":"M. C.Hansen andJ. P.Hayes High\u2010level test generation using symbolic scheduling Proc. IEEE Int. Test Conf. 1995 pp.586\u2013595.","DOI":"10.1109\/TEST.1995.529887"},{"key":"e_1_2_8_2_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"key":"e_1_2_8_2_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853700"},{"key":"e_1_2_8_2_105_1","doi-asserted-by":"crossref","unstructured":"N.Spectral andV. D.Agrawal RTL test generation for gate\u2010level stuck\u2010at faults Proc. IEEE Asian Test Symp. 2006 pp.83\u201388.","DOI":"10.1109\/ATS.2006.260997"},{"key":"e_1_2_8_2_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.881333"},{"key":"e_1_2_8_2_107_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.277613"},{"key":"e_1_2_8_2_108_1","doi-asserted-by":"crossref","unstructured":"J.Rajski andH.Cox A method to calculate necessary assignments in ATPG Proc. IEEE Int. Test Conf. 1990 pp.25\u201334.","DOI":"10.1109\/TEST.1990.113997"},{"key":"e_1_2_8_2_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.275361"},{"key":"e_1_2_8_2_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.238038"},{"issue":"9","key":"e_1_2_8_2_111_1","doi-asserted-by":"crossref","first-page":"1149","DOI":"10.1109\/43.310903","article-title":"Recursive learning: A new implication technique for efficient solutions to CAD problems\u2014test, verification, and optimization","volume":"13","author":"Kunz W.","year":"1994","journal-title":"IEEE Trans. Computer\u2010Aided Design"},{"key":"e_1_2_8_2_112_1","unstructured":"J.Zhao J. A.Newquist andJ. H.Patel A graph traversal based framework for sequential logic implication with an application to C\u2010cycle redundancy identification Proc. IEEE Int. Conf. on VLSI Design 2001 pp.163\u2013169."},{"key":"e_1_2_8_2_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"e_1_2_8_2_114_1","doi-asserted-by":"crossref","unstructured":"M. A.Iyer D. E.Long andM.Abramovici Identifying sequential redundancies without search Proc. ACM\/IEEE Design Automation Conf. 1996 pp.457\u2013462.","DOI":"10.1145\/240518.240605"},{"key":"e_1_2_8_2_115_1","doi-asserted-by":"crossref","unstructured":"M. S.Hsiao Maximizing impossibilities for untestable faul1 identification Proc. ACM\/IEEE Design Automation and Test in Europe Conf. 2002 pp.949\u2013953.","DOI":"10.1109\/DATE.2002.998414"},{"key":"e_1_2_8_2_116_1","doi-asserted-by":"crossref","unstructured":"M.Syal andM. S.Hsiao A novel low\u2010cost algorithm for sequentially untestable fault identification Proc. ACM\/IEEE Design Automation and Test in Europe Conf. 2003 pp.316\u2013321.","DOI":"10.1109\/DATE.2003.1253626"},{"key":"e_1_2_8_2_117_1","doi-asserted-by":"crossref","unstructured":"Y.\u2010C.Lin andK.\u2010T.Cheng A unified approach to test generation and test data volume reduction Proc. IEEE Int. Test Conf. 2006 Paper18.2","DOI":"10.1109\/TEST.2006.297644"},{"volume-title":"Advances in Electronic Testing: Challenges and Methodologies","year":"2006","author":"Gizopoulos D.","key":"e_1_2_8_2_118_1"},{"volume-title":"Failure Mechanisms in Semiconductor Devices","year":"1987","author":"Amerasekera E. A.","key":"e_1_2_8_2_119_1"},{"volume-title":"System\u2010on\u2010Chip Test Architectures: Nanometer Design for Testability","year":"2007","author":"Wang L.\u2010T.","key":"e_1_2_8_3_2_1"},{"volume-title":"VLSI Test Principles and Architectures: Design for Testability","year":"2006","author":"Wang L.\u2010T.","key":"e_1_2_8_3_3_1"},{"volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","year":"2008","author":"Wang L.\u2010T.","key":"e_1_2_8_3_4_1"}],"container-title":["Wiley Encyclopedia of Computer Science and Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/9780470050118.ecse047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T03:13:33Z","timestamp":1738984413000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/9780470050118.ecse047"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,16]]},"ISBN":["9780471383932","9780470050118"],"references-count":122,"alternative-id":["10.1002\/9780470050118.ecse047","10.1002\/9780470050118"],"URL":"https:\/\/doi.org\/10.1002\/9780470050118.ecse047","archive":["Portico"],"relation":{},"subject":[],"published":{"date-parts":[[2009,3,16]]}}}