{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:09:59Z","timestamp":1768028999804,"version":"3.49.0"},"edition-number":"1","reference-count":43,"publisher":"Wiley","isbn-type":[{"value":"9780471383932","type":"print"},{"value":"9780470050118","type":"electronic"}],"license":[{"start":{"date-parts":[[2007,12,14]],"date-time":"2007-12-14T00:00:00Z","timestamp":1197590400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"abstract":"<jats:title>Abstract<\/jats:title><jats:p>The dataflow model of computation offers an attractive alternative to control\u2010flow in extracting parallelism from programs. The execution of a dataflow instruction is based on the availability of its operand(s); hence, the synchronization of parallel activities is implicit in the dataflow model. Instructions in dataflow model do not impose any constraints on sequencing except for the data dependencies in the program.<\/jats:p><jats:p>The elegant representation of concurrency in dataflow computation led to considerable interest in dataflow modes over the past three decades. These efforts have led to successively more elaborate architechtural implementations of the model. However, studies form past projects have revealed a number of inefficiencies in dataflow computing. Recent advances that may address these deficiencies have generated a renewed interest in dataflow. In this article we will survey the various issues and developments in dataflow computing.<\/jats:p>","DOI":"10.1002\/9780470050118.ecse102","type":"other","created":{"date-parts":[[2007,12,6]],"date-time":"2007-12-06T17:49:24Z","timestamp":1196963364000},"source":"Crossref","is-referenced-by-count":11,"title":["Dataflow Computers: Their History and Future"],"prefix":"10.1002","author":[{"given":"Ali R.","family":"Hurson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna M.","family":"Kavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2007,12,14]]},"reference":[{"key":"e_1_2_6_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653938"},{"key":"e_1_2_6_2_2_1","volume-title":"Id World Reference Manual","author":"Nikhil R. S.","year":"1985"},{"key":"e_1_2_6_2_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90035-N"},{"key":"e_1_2_6_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/52.1995"},{"key":"e_1_2_6_2_5_1","unstructured":"Sisal Lives Available:http:\/\/sisal.sourceforge.net\/."},{"key":"e_1_2_6_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.303620"},{"key":"e_1_2_6_2_7_1","doi-asserted-by":"crossref","unstructured":"J. B.DennisandD. P.Misunas A preliminary architecture for a basic dataflow processor Proc. Symposium on Computer Architecture 1975 pp.126\u2013132.","DOI":"10.1145\/641675.642111"},{"key":"e_1_2_6_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465.2468"},{"key":"e_1_2_6_2_9_1","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.cs.01.060186.001301"},{"key":"e_1_2_6_2_10_1","doi-asserted-by":"crossref","unstructured":"A. L.Davis The architecture and system Method of DDM1: A recursively structured data driven machine Proc. Symposium on Computer Architecture 1978 pp.210\u2013215.","DOI":"10.1145\/800094.803050"},{"key":"e_1_2_6_2_11_1","unstructured":"M.Cornish The TI dataflow architecture: The power of concurrency for avionics Proceedings of Third Conference on Digital Avionics Systems 1979 pp.19\u201325."},{"key":"e_1_2_6_2_12_1","first-page":"97","article-title":"Dataflow chip optimizes image processing","author":"Chong Y. M.","year":"1984","journal-title":"Computer Design"},{"key":"e_1_2_6_2_13_1","doi-asserted-by":"crossref","unstructured":"N.TakahashiandM.Amamiya A dataflow processor array system: Design and analysis Proc. Symposium on Computer Architecture 1983 pp.243\u2013250.","DOI":"10.1145\/1067651.801662"},{"key":"e_1_2_6_2_14_1","doi-asserted-by":"crossref","unstructured":"M.Kishi H.Yasuhara andY.Kawamura DDDP: A distributed data driven processor Proc. Symposium on Computer Architecture 1983 pp.236\u2013242.","DOI":"10.1145\/1067651.801661"},{"key":"e_1_2_6_2_15_1","article-title":"The design and analysis of a Stateless Data\u2010Flow Architecture","author":"Snelling D. F.","year":"1993","journal-title":"Tech. Report UMCS\u201093\u20107\u20102"},{"key":"e_1_2_6_2_16_1","doi-asserted-by":"crossref","unstructured":"T.Shimadaet al. Evaluation of a prototype data flow processor of the SIGMA\u20101 for scientific computations Proc. Int. Symposium on Computer Architecture 1986 pp.226\u2013234.","DOI":"10.1145\/17356.17383"},{"key":"e_1_2_6_2_17_1","unstructured":"N.Ito M.Kishi E.Kuno andK.Rokusawa The data\u2010flow based parallel inference machine to support two basic languages in KL1 Proc. IFIP TC\u201010 Working Conf. Fifth Generation Comp. Arch. 1985 pp.123\u2013145."},{"key":"e_1_2_6_2_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90031-J"},{"key":"e_1_2_6_2_19_1","doi-asserted-by":"crossref","unstructured":"M.Satoet al. Thread\u2010based programming for EM\u20104 hybrid dataflow machine Proc. Symposium on Computer Architecture 1992 pp.146\u2013155.","DOI":"10.1145\/146628.139712"},{"key":"e_1_2_6_2_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90032-K"},{"key":"e_1_2_6_2_21_1","doi-asserted-by":"crossref","unstructured":"R. S.NikhilandArvind Can Dataflow Subsume von Neumann Computing?Proc. Int. Symposium on Computer Architecture 1989 pp.262\u2013272.","DOI":"10.1145\/74926.74955"},{"key":"e_1_2_6_2_22_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1993.1070"},{"key":"e_1_2_6_2_23_1","doi-asserted-by":"crossref","unstructured":"R. S.Nikhil G. M.Papadopoulos andArvind *T: A Multi\u2010threaded Massively Parallel Architecture Proc. Int. Symposium on Computer Architecture 1992 pp.156\u2013167.","DOI":"10.1145\/146628.139715"},{"key":"e_1_2_6_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2001.947011"},{"key":"e_1_2_6_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"issue":"2","key":"e_1_2_6_2_26_1","first-page":"314","article-title":"Area\u2010performance trade\u2010offs in tiled dataflow architectures","volume":"34","author":"Swanson S.","journal-title":"IEEE"},{"key":"e_1_2_6_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.136"},{"key":"e_1_2_6_2_28_1","article-title":"Cilk: An Efficient Multithreaded Run\u2010time System","author":"Blumofe R. D.","year":"1995","journal-title":"ACM Symposium on Principles and Practice of Parallel Programming (PPoP)"},{"key":"e_1_2_6_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.29463"},{"key":"e_1_2_6_2_30_1","unstructured":"W. B.Ackerman A structure processing facility for dataflow computers Proc. of the International Conference on Parallel Processing 1978 166\u2013172."},{"key":"e_1_2_6_2_31_1","doi-asserted-by":"crossref","unstructured":"Arvind R. S.Nikhil andK. K.Pingali I\u2010structures: Data structures for parallel computing Proc. of the Workshop on Graph Reduction Los Alamos NM 1986.","DOI":"10.1007\/3-540-18420-1_65"},{"key":"e_1_2_6_2_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676747"},{"key":"e_1_2_6_2_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.113084"},{"key":"e_1_2_6_2_34_1","unstructured":"T. M.Ravi M. D.Ercegovac T.Lang andR. R.Muntz Static allocation for a dataflow multiprocessor system 2ndInt. Conference on Supercomputing 1987."},{"key":"e_1_2_6_2_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(91)90042-8"},{"key":"e_1_2_6_2_36_1","doi-asserted-by":"crossref","unstructured":"V.SarkarandJ.Hennessy Compile\u2010time partitioning and scheduling of parallel programs Proc. SIGPLAN Symposium on Compiler Construction 1986 pp.17\u201326.","DOI":"10.1145\/13310.13313"},{"key":"e_1_2_6_2_37_1","unstructured":"Arvind Decomposing a program for multiprocessor system Proc. of the International Conference on Parallel Processing 1980 pp.7\u201314."},{"key":"e_1_2_6_2_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45145-7_26"},{"key":"e_1_2_6_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.544436"},{"key":"e_1_2_6_2_40_1","doi-asserted-by":"crossref","unstructured":"K. E.Schauseret al. Compiler\u2010controlled multithreading for lenient parallel languages Proc. of the ACM Conference on Functional Programming Languages and Computer Architecture 1991 pp.50\u201372.","DOI":"10.1007\/3540543961_4"},{"key":"e_1_2_6_2_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.144620"},{"key":"e_1_2_6_3_2_1","volume-title":"Implementation of a General\u2010Purpose Dataflow Multiprocessor","author":"Papadopoulos G. M.","year":"1991"},{"key":"e_1_2_6_3_3_1","doi-asserted-by":"crossref","unstructured":"K.Kavi A. R.Hurson P.Patadia E.Abraham andP.Shanmugam Design of cache memories for multithreaded dataflow architecture Proc. of Symposium on Computer Architecture 1995 253\u2013264.","DOI":"10.1145\/225830.224436"}],"container-title":["Wiley Encyclopedia of Computer Science and Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/9780470050118.ecse102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,20]],"date-time":"2024-02-20T03:33:14Z","timestamp":1708399994000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/9780470050118.ecse102"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12,14]]},"ISBN":["9780471383932","9780470050118"],"references-count":43,"alternative-id":["10.1002\/9780470050118.ecse102","10.1002\/9780470050118"],"URL":"https:\/\/doi.org\/10.1002\/9780470050118.ecse102","archive":["Portico"],"relation":{},"subject":[],"published":{"date-parts":[[2007,12,14]]}}}