{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T15:13:57Z","timestamp":1779376437252,"version":"3.53.1"},"reference-count":126,"publisher":"Wiley","issue":"11","license":[{"start":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T00:00:00Z","timestamp":1598140800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["773228"],"award-info":[{"award-number":["773228"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002790","name":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["HIDATA"],"award-info":[{"award-number":["HIDATA"]}],"id":[{"id":"10.13039\/501100002790","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["advanced.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Advanced Intelligent Systems"],"published-print":{"date-parts":[[2020,11]]},"abstract":"<jats:sec><jats:label\/><jats:p>The low communication bandwidth between memory and processing units in conventional von Neumann machines does not support the requirements of emerging applications that rely extensively on large sets of data. More recent computing paradigms, such as high parallelization and near\u2010memory computing, help alleviate the data communication bottleneck to some extent, but paradigm\u2010shifting concepts are required. In\u2010memory computing has emerged as a prime candidate to eliminate this bottleneck by colocating memory and processing. In this context, resistive switching (RS) memory devices is a key promising choice, due to their unique intrinsic device\u2010level properties, enabling both storing and computing with a small, massively\u2010parallel footprint at low power. Theoretically, this directly translates to a major boost in energy efficiency and computational throughput, but various practical challenges remain. A qualitative and quantitative analysis of several key existing challenges in implementing high\u2010capacity, high\u2010volume RS memories for accelerating the most computationally demanding computation in machine learning (ML) inference, that of vector\u2010matrix multiplication (VMM), is presented. The monolithic integration of RS memories with complementary metal\u2013oxide\u2013semiconductor (CMOS) integrated circuits is presented as the core underlying technology. The key existing design choices in terms of device\u2010level physical implementation, circuit\u2010level design, and system\u2010level considerations is reviewed and an outlook for future directions is provided.<\/jats:p><\/jats:sec>","DOI":"10.1002\/aisy.202000115","type":"journal-article","created":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T06:20:56Z","timestamp":1598250056000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":202,"title":["In\u2010Memory Vector\u2010Matrix Multiplication in Monolithic Complementary Metal\u2013Oxide\u2013Semiconductor\u2010Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives"],"prefix":"10.1002","volume":"2","author":[{"given":"Amirali","family":"Amirsoleimani","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering University of Toronto  Toronto Ontario M5S2E4 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9591-220X","authenticated-orcid":false,"given":"Fabien","family":"Alibart","sequence":"additional","affiliation":[{"name":"Institut Interdisciplinaire dInnovation Technologique (3IT) Universite de Sherbrooke  Sherbrooke Quebec J1K 0A5 Canada"},{"name":"Laboratoire Nanotechnologies Nanosystemes (LN2) CNRS UMI-3463 3IT  Sherbrooke Quebec J1K 0A5 Canada"},{"name":"Institute of Electronics Microelectronics and Nanotechnology (IEMN) Universite de Lille  59650 Villeneuve dAscq France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Victor","family":"Yon","sequence":"additional","affiliation":[{"name":"Institut Interdisciplinaire dInnovation Technologique (3IT) Universite de Sherbrooke  Sherbrooke Quebec J1K 0A5 Canada"},{"name":"Laboratoire Nanotechnologies Nanosystemes (LN2) CNRS UMI-3463 3IT  Sherbrooke Quebec J1K 0A5 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianxiong","family":"Xu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering University of Toronto  Toronto Ontario M5S2E4 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M. Reza","family":"Pazhouhandeh","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering University of Toronto  Toronto Ontario M5S2E4 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Serge","family":"Ecoffey","sequence":"additional","affiliation":[{"name":"Institut Interdisciplinaire dInnovation Technologique (3IT) Universite de Sherbrooke  Sherbrooke Quebec J1K 0A5 Canada"},{"name":"Laboratoire Nanotechnologies Nanosystemes (LN2) CNRS UMI-3463 3IT  Sherbrooke Quebec J1K 0A5 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yann","family":"Beilliard","sequence":"additional","affiliation":[{"name":"Institut Interdisciplinaire dInnovation Technologique (3IT) Universite de Sherbrooke  Sherbrooke Quebec J1K 0A5 Canada"},{"name":"Laboratoire Nanotechnologies Nanosystemes (LN2) CNRS UMI-3463 3IT  Sherbrooke Quebec J1K 0A5 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Roman","family":"Genov","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering University of Toronto  Toronto Ontario M5S2E4 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dominique","family":"Drouin","sequence":"additional","affiliation":[{"name":"Institut Interdisciplinaire dInnovation Technologique (3IT) Universite de Sherbrooke  Sherbrooke Quebec J1K 0A5 Canada"},{"name":"Laboratoire Nanotechnologies Nanosystemes (LN2) CNRS UMI-3463 3IT  Sherbrooke Quebec J1K 0A5 Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"311","published-online":{"date-parts":[[2020,8,23]]},"reference":[{"key":"e_1_2_8_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_2_8_3_1","unstructured":"M.Horowitz in2014IEEEInt. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC) IEEE Piscataway NJ2014 pp.10\u201314."},{"key":"e_1_2_8_4_1","doi-asserted-by":"crossref","unstructured":"H.Esmaeilzadeh E.Blem R. S.Amant K.Sankaralingam D.Burger in2011 38th Annual Int. Symp. on Computer Architecture (ISCA) IEEE Piscataway NJ2011 pp.365\u2013376.","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_2_8_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/85.238389"},{"key":"e_1_2_8_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_2_8_7_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"e_1_2_8_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"e_1_2_8_9_1","doi-asserted-by":"crossref","unstructured":"V.Sze Y.-H.Chen J.Emer A.Suleiman Z.Zhang in2017 IEEE Custom Integrated Circuits Conference (CICC) IEEE Piscataway NJ2017 pp.1\u20138.","DOI":"10.1109\/CICC.2018.8357072"},{"key":"e_1_2_8_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"e_1_2_8_11_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"e_1_2_8_12_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"e_1_2_8_13_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-019-12521-x"},{"key":"e_1_2_8_14_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"e_1_2_8_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2846699"},{"key":"e_1_2_8_16_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"e_1_2_8_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2785421"},{"key":"e_1_2_8_18_1","doi-asserted-by":"crossref","unstructured":"M. N.Bojnordi E.Ipek in2016 IEEE Int. Symp. on High Performance Computer Architecture (HPCA) IEEE Piscataway NJ2016 pp.1\u201313.","DOI":"10.1109\/HPCA.2016.7446049"},{"key":"e_1_2_8_19_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-019-13103-7"},{"key":"e_1_2_8_20_1","unstructured":"F.Cai S.Kumar T.Van Vaerenbergh R.Liu C.Li S.Yu Q.Xia J. J.Yang R.Beausoleil W.Lu J. P.Strachan arXiv preprint arXiv:1903.111942019."},{"key":"e_1_2_8_21_1","doi-asserted-by":"crossref","unstructured":"J. H.Shin Y. J.Jeong M. A.Zidan Q.Wang W. D.Lu in2018 IEEE Int. Electron Devices Meeting (IEDM) IEEE Piscataway NJ2018 pp.3.","DOI":"10.1109\/IEDM.2018.8614698"},{"key":"e_1_2_8_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2478861"},{"key":"e_1_2_8_23_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2017.83"},{"key":"e_1_2_8_24_1","doi-asserted-by":"publisher","DOI":"10.1039\/c3nr00535f"},{"key":"e_1_2_8_25_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2014.00205"},{"key":"e_1_2_8_26_1","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms10003"},{"key":"e_1_2_8_27_1","unstructured":"T. F.Wu H.Li P.-C.Huang A.Rahimi J. M.Rabaey H.-S. P.Wong M. M.Shulaker S.Mitra in2018 IEEE Int. Solid-State Circuits Conf.-(ISSCC) IEEE Piscataway NJ2018 pp.492\u2013494."},{"key":"e_1_2_8_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2705051"},{"key":"e_1_2_8_29_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2947008"},{"key":"e_1_2_8_30_1","doi-asserted-by":"crossref","unstructured":"L.Song X.Qian H.Li Y.Chen in2017 IEEE Int. Symp. on High Performance Computer Architecture (HPCA) IEEE Piscataway NJ2017 pp.541\u2013552.","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_2_8_31_1","doi-asserted-by":"crossref","unstructured":"A.Sebastian I.Boybat M.Dazzi I.Giannopoulos V.Jonnalagadda V.Joshi G.Karunaratne B.Kersting R.Khaddam-Aljameh S.Nandakumar A.Petropoulos C.Piveteau T.Antonakopoulos B.Rajendran M. L.Gallo E.Eleftheriou in2019 Symp. on VLSI Technology IEEE Piscataway NJ2019 pp.T168\u2013T169.","DOI":"10.23919\/VLSIT.2019.8776518"},{"key":"e_1_2_8_32_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"e_1_2_8_33_1","doi-asserted-by":"crossref","unstructured":"M.Mahmoodi H.Nili Z.Fahimi S.Larimian H.Kim D.Strukov in2019 IEEE Int. Electron Devices Meeting (IEDM) IEEE Piscataway NJ2019 pp.30.","DOI":"10.1109\/IEDM19573.2019.8993618"},{"key":"e_1_2_8_34_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0146-5"},{"key":"e_1_2_8_35_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0039-7"},{"key":"e_1_2_8_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2578720"},{"key":"e_1_2_8_37_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep10492"},{"key":"e_1_2_8_38_1","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.7b00552"},{"key":"e_1_2_8_39_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900189"},{"key":"e_1_2_8_40_1","doi-asserted-by":"crossref","unstructured":"B.Yan Q.Yang W.-H.Chen K.-T.Chang J.-W.Su C.-H.Hsu S.-H.Li H.-Y.Lee S.-S.Sheu M.-S.Ho Q.Wu M. F.Chang Y.Chen H.Li in2019 Symp. on VLSI Technology IEEE Piscataway NJ2019 pp.T86\u2013T87.","DOI":"10.23919\/VLSIT.2019.8776485"},{"key":"e_1_2_8_41_1","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms12611"},{"key":"e_1_2_8_42_1","first-page":"1","volume":"7","author":"Gupta I.","year":"2016","journal-title":"Nat. Commun."},{"key":"e_1_2_8_43_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep21331"},{"key":"e_1_2_8_44_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1815682116"},{"key":"e_1_2_8_45_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0100-6"},{"key":"e_1_2_8_46_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0313-3"},{"key":"e_1_2_8_47_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-02337-y"},{"key":"e_1_2_8_48_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900084"},{"key":"e_1_2_8_49_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.4940129"},{"key":"e_1_2_8_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2961505"},{"key":"e_1_2_8_51_1","unstructured":"T. F.Wu B. Q.Le R.Radway A.Bartolo W.Hwang S.Jeong H.Li P.Tandon E.Vianello P.Vivet E.Nowak M.Wootters H.-S. P.Wong M.Aly E.Beigne S.Mitra in2019 IEEE Int. Solid-State Circuits Conf.-(ISSCC) IEEE Piscataway NJ2019 pp.226\u2013228."},{"key":"e_1_2_8_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_2_8_53_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"e_1_2_8_54_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"e_1_2_8_55_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"e_1_2_8_56_1","unstructured":"H.Kim H.Nili M.Mahmoodi D.Strukov arXiv preprint arXiv:1906.120452019."},{"key":"e_1_2_8_57_1","doi-asserted-by":"crossref","unstructured":"B.Govoreanu G.Kar Y.Chen V.Paraschiv S.Kubicek A.Fantini I.Radu L.Goux S.Clima R.Degraeve N.Jossart O.Richard T.Vandeweyer K.Seo P.Hendrickx G.Pourtois H.Bender L.Altimime D. J.Wouters J. A.Kittl M.Jurczak in2011 Int. Electron Devices Meeting IEEE Piscataway NJ2011 pp.31\u201336.","DOI":"10.1109\/IEDM.2011.6131652"},{"key":"e_1_2_8_58_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"e_1_2_8_59_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-016-0009-6"},{"key":"e_1_2_8_60_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-02088-w"},{"key":"e_1_2_8_61_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"e_1_2_8_62_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-018-0302-0"},{"key":"e_1_2_8_63_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0397-9"},{"key":"e_1_2_8_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2630925"},{"key":"e_1_2_8_65_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.4889999"},{"key":"e_1_2_8_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/3325067"},{"key":"e_1_2_8_67_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-07565-4"},{"key":"e_1_2_8_68_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5037835"},{"key":"e_1_2_8_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2330202"},{"key":"e_1_2_8_70_1","doi-asserted-by":"crossref","unstructured":"A.Fantini L.Goux R.Degraeve D.Wouters N.Raghavan G.Kar A.Belmonte Y.-Y.Chen B.Govoreanu M.Jurczak in2013 5th IEEE Int. Memory Workshop IEEE Piscataway NJ2013 pp.30\u201333.","DOI":"10.1109\/IMW.2013.6582090"},{"key":"e_1_2_8_71_1","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3072"},{"key":"e_1_2_8_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2963323"},{"key":"e_1_2_8_73_1","unstructured":"P.-Y.Chen B.Lin I.-T.Wang T.-H.Hou J.Ye S.Vrudhula J.-S.Seo Y.Cao S.Yu in2015 IEEE\/ACM Int. Conf. on Computer-Aided Design (ICCAD) IEEE Piscataway NJ2015 pp.194\u2013199."},{"key":"e_1_2_8_74_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"e_1_2_8_75_1","doi-asserted-by":"crossref","unstructured":"A.Fantini G.Gorine R.Degraeve L.Goux C. Y.Chen A.Redolfi S.Clima A.Cabrini G.Torelli M.Jurczak in2015 IEEE Int. Electron Devices Meeting (IEDM) IEEE Piscataway NJ2015 pp.7.5.1\u20137.5.4.","DOI":"10.1109\/IEDM.2015.7409648"},{"key":"e_1_2_8_76_1","doi-asserted-by":"crossref","unstructured":"H.Lee Y.Chen P.Chen P.Gu Y.Hsu S.Wang W.Liu C.Tsai S.Sheu P.Chiang W. P.Lin C. H.Lin W. S.Chen F. T.Chen C. H.Lien M.-J.Tsai in2010 Int. Electron Devices Meeting IEEE Piscataway NJ2010 pp.19\u201327.","DOI":"10.1109\/IEDM.2010.5703395"},{"key":"e_1_2_8_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2855145"},{"key":"e_1_2_8_78_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"e_1_2_8_79_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"e_1_2_8_80_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2399"},{"key":"e_1_2_8_81_1","volume-title":"Analog Integrated Circuit Design [M]","author":"Carusone T. C.","year":"2011"},{"key":"e_1_2_8_82_1","volume-title":"The Art of Analog Layout","author":"Hastings A.","year":"2001"},{"key":"e_1_2_8_83_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47020-6"},{"key":"e_1_2_8_84_1","volume-title":"ADC Performance Survey 1997\u20132020","author":"Murmann B.","year":"2020"},{"key":"e_1_2_8_85_1","volume-title":"Understanding Delta-Sigma Data Converters","author":"Schreier R.","year":"2005"},{"key":"e_1_2_8_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"e_1_2_8_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2487270"},{"key":"e_1_2_8_88_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-39624-8_1"},{"key":"e_1_2_8_89_1","unstructured":"S.Hashemi N.Anthony H.Tann R. I.Bahar S.Reda inDesign Automation and Test in Europe Conf. and Exhibition (DATE) IEEE Piscataway NJ2017 pp.1474\u20131479."},{"key":"e_1_2_8_90_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04482-4"},{"key":"e_1_2_8_91_1","unstructured":"F.Su W.-H.Chen L.Xia C.-P.Lo T.Tang Z.Wang K.-H.Hsu M.Cheng J.-Y.Li Y.Xie Y.Wang M. F.Chang H.Yang Y.Liu in2017 Symp. on VLSI Technology IEEE Piscataway NJ2017 pp.T260\u2013T261."},{"key":"e_1_2_8_92_1","doi-asserted-by":"crossref","unstructured":"M.Bocquet T.Hirztlin J.-O.Klein E.Nowak E.Vianello J.-M.Portal D.Querlioz in2018 IEEE Int. Electron Devices Meeting (IEDM) IEEE Piscataway NJ2018 pp.20\u201326.","DOI":"10.1109\/IEDM.2018.8614639"},{"key":"e_1_2_8_93_1","unstructured":"I.Hubara M.Courbariaux D.Soudry R.El-Yaniv Y.Bengio inAdvances in Neural Information Processing Systems 2016 pp.4107\u20134115."},{"key":"e_1_2_8_94_1","unstructured":"Q.Liu B.Gao P.Yao D.Wu J.Chen Y.Pang W.Zhang Y.Liao C.-X.Xue W.-H.Chen J.Tang Y.Wang M.-F.Chang H.Qian H.Wu in2020 IEEE Int. Solid-State Circuits Conf.-(ISSCC) IEEE Piscataway NJ2020 pp.500\u2013502."},{"key":"e_1_2_8_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2796379"},{"key":"e_1_2_8_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2891688"},{"key":"e_1_2_8_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_2_8_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.053631140"},{"key":"e_1_2_8_99_1","first-page":"293","volume-title":"Doklady Akademii Nauk","author":"Karatsuba A. A.","year":"1962"},{"key":"e_1_2_8_100_1","unstructured":"S.Huss-Lederman E. M.Jacobson J. R.Johnson A.Tsao T.Turnbull inProc. of Supercomputing Bd. 96 Citeseer Princeton NJ1996 pp.9."},{"key":"e_1_2_8_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_2_8_102_1","unstructured":"M.Bavandpour S.Sahay M. R.Mahmoodi D. B.Strukov arXiv preprint arXiv:1908.024722019."},{"key":"e_1_2_8_103_1","author":"Bavandpour M.","year":"2020","journal-title":"IEEE J. Expl. Solid-State Comput. Devices Circuits"},{"key":"e_1_2_8_104_1","author":"Bavandpour M.","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"e_1_2_8_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_2_8_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_2_8_107_1","doi-asserted-by":"crossref","unstructured":"A.Ankit I. E.Hajj S. R.Chalamalasetti G.Ndu M.Foltin R. S.Williams P.Faraboschi W.-M. W.Hwu J. P.Strachan K.Roy D. S.Milojicic inProc. of the Twenty-Fourth Int. Conf. on Architectural Support for Programming Languages and Operating Systems ACM New York2019 pp.715\u2013731.","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_2_8_108_1","unstructured":"B.Moons R.Uytterhoeven W.Dehaene M.Verhelst in2017 IEEE Int. Solid-State Circuits Conf. (ISSCC) IEEE Piscataway NJ2017 pp.246\u2013247."},{"key":"e_1_2_8_109_1","volume-title":"Startup Accelerates AI at the Sensor","author":"Merritt R.","year":"2019"},{"key":"e_1_2_8_110_1","unstructured":"D.Shin J.Lee J.Lee H.-J.Yoo in2017 IEEE Int. Solid-State Circuits Conf. (ISSCC) IEEE Piscataway NJ2017 pp.240\u2013241."},{"key":"e_1_2_8_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"e_1_2_8_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"e_1_2_8_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2019.2903009"},{"key":"e_1_2_8_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"e_1_2_8_115_1","volume-title":"Edge TPU: Google's Purpose-Built ASIC Designed to Run Inference at the Edge","author":"Google","year":"2019"},{"key":"e_1_2_8_116_1","doi-asserted-by":"crossref","unstructured":"N. P.Jouppi C.Young N.Patil D.Patterson G.Agrawal R.Bajwa S.Bates S.Bhatia N.Boden A.Borchers R.Boyle P.Cantin C.Chao C.Clark J.Coriell M.Daley M.Dau J.Dean B.Gelb T. V.Ghaemmaghami R.Gottipati W.Gulland R.Hagmann C. R.Ho D.Hogberg J.Hu R.Hundt D.Hurt J.Ibarz A.Jaffey inProc. of the 44th Annual Int. Symp. on Computer Architecture 2017 pp.1\u201312.","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_2_8_117_1","volume-title":"Cambricon, Maker of Hauwei's Kirin NPU IP, Build a Big AI Chip and PCIe Card","author":"Cutress I.","year":"2018"},{"key":"e_1_2_8_118_1","volume-title":"Move Over GPUs: Startup's Chip Claims to Do Deep Learning Inference Better","author":"Armasu L.","year":"2018"},{"key":"e_1_2_8_119_1","unstructured":"K.Ueyoshi K.Ando K.Hirose S.Takamaeda-Yamazaki J.Kadomoto T.Miyata M.Hamada T.Kuroda M.Motomura in2018 IEEE Int. Solid-State Circuits Conf. (ISSCC) IEEE Piscataway NJ2018 pp.216\u2013218."},{"key":"e_1_2_8_120_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694358"},{"key":"e_1_2_8_121_1","volume-title":"New Movidius Myriad X VPU Packs a Custom Neural Compute Engine","author":"Hruska J.","year":"2017"},{"key":"e_1_2_8_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/2654822.2541967"},{"key":"e_1_2_8_123_1","doi-asserted-by":"crossref","unstructured":"Z.Du R.Fasthuber T.Chen P.Ienne L.Li T.Luo X.Feng Y.Chen O.Temam inProc. of the 42nd Annual Int. Symp. on Computer Architecture 2015 pp.92\u2013104.","DOI":"10.1145\/2749469.2750389"},{"key":"e_1_2_8_124_1","doi-asserted-by":"crossref","unstructured":"Y.Chen T.Luo S.Liu S.Zhang L.He J.Wang L.Li T.Chen Z.Xu N.Sun O.Temam in2014 47th Annual IEEE\/ACM Int. Symp. on Microarchitecture IEEE Piscataway NJ2014 pp.609\u2013622.","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_2_8_125_1","volume-title":"Rockchip Released Its First AI Processor RK3399Pro NPU Performance up to 2.4TOPs","author":"Rockchip","year":"2018"},{"key":"e_1_2_8_126_1","doi-asserted-by":"crossref","unstructured":"R.Mochida K.Kouno Y.Hayata M.Nakayama T.Ono H.Suwa R.Yasuhara K.Katayama T.Mikawa Y.Gohou in2018 IEEE Symp. on VLSI Technology IEEE Piscataway NJ2018 pp.175\u2013176.","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"e_1_2_8_127_1","unstructured":"C.-X.Xue W.-H.Chen J.-S.Liu J.-F.Li W.-Y.Lin W.-E.Lin J.-H.Wang W.-C.Wei T.-W.Chang T.-C.Chang T.-Y.Huang H.-Y.Kao S.-Y.Wei Y.-C.Chiu C.-Y.Lee C.-C.Lo Y.-C.King C.-J.Lin R.-S.Liu C.-C.Hsieh K.-T.Tang M.-F.Chang in2019 IEEE Int. Solid-State Circuits Conf.-(ISSCC) IEEE Piscataway NJ2019 pp.388\u2013390."}],"container-title":["Advanced Intelligent Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/aisy.202000115","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1002\/aisy.202000115","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/aisy.202000115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,7]],"date-time":"2025-10-07T14:52:28Z","timestamp":1759848748000},"score":1,"resource":{"primary":{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/10.1002\/aisy.202000115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,23]]},"references-count":126,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2020,11]]}},"alternative-id":["10.1002\/aisy.202000115"],"URL":"https:\/\/doi.org\/10.1002\/aisy.202000115","archive":["Portico"],"relation":{},"ISSN":["2640-4567","2640-4567"],"issn-type":[{"value":"2640-4567","type":"print"},{"value":"2640-4567","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8,23]]},"assertion":[{"value":"2020-05-29","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-08-23","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"2000115"}}