{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T19:34:42Z","timestamp":1775590482253,"version":"3.50.1"},"reference-count":127,"publisher":"Wiley","issue":"2","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["advanced.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Advanced Intelligent Systems"],"published-print":{"date-parts":[[2021,2]]},"abstract":"<jats:sec><jats:label\/><jats:p>The increasing power consumption in the existing computation architecture presents grand challenges for the performance and reliability of very\u2010large\u2010scale integrated circuits. Inspired by the characteristics of the human brain for processing complicated tasks with low power, neuromorphic computing is intensively investigated for decreasing power consumption and enriching computation functions. Hardware implementation of neuromorphic computing with emerging devices substantially reduces power consumption down to a few mW\u2009cm<jats:sup>\u22122<\/jats:sup>, compared with the central processing unit based on conventional Si complementary metal\u2013oxide semiconductor (CMOS) technologies (50\u2013100\u2009W\u2009cm<jats:sup>\u22122<\/jats:sup>). Herein, a brief introduction on the characteristics of neuromorphic computing is provided. Then, emerging devices for low\u2010power neuromorphic computing are overviewed, e.g., resistive random access memory with low power consumption (&lt;\u2009pJ) per synaptic event. A few computation models for artificial neural networks (NNs), including spiking neural network (SNN) and deep neural network (DNN), which boost power efficiency by simplifying the computing procedure and minimizing memory access are discussed. A few examples for system\u2010level demonstration are described, such as mixed synchronous\u2013asynchronous and reconfigurable convolution neuron network (CNN)\u2013recurrent NN (RNN) for low\u2010power computing.<\/jats:p><\/jats:sec>","DOI":"10.1002\/aisy.202000150","type":"journal-article","created":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T03:03:10Z","timestamp":1607310190000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":77,"title":["Low\u2010Power Computing with Neuromorphic Engineering"],"prefix":"10.1002","volume":"3","author":[{"given":"Dingbang","family":"Liu","sequence":"first","affiliation":[{"name":"School of Microeletronics (SME) Southern University of Science and Technology  Shenzhen 518000 P. R. China"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microeletronics (SME) Southern University of Science and Technology  Shenzhen 518000 P. R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8943-0861","authenticated-orcid":false,"given":"Yang","family":"Chai","sequence":"additional","affiliation":[{"name":"Department of Applied Physics Hong Kong Polytechnic University  The Kowloon Hong Kong P. R. China"}]}],"member":"311","published-online":{"date-parts":[[2020,12,7]]},"reference":[{"key":"e_1_2_9_2_1","unstructured":"E.Ayanoglu IEEE ComSoc Technical Committees Newsletter IEEE TCN November2019."},{"key":"e_1_2_9_3_1","doi-asserted-by":"publisher","DOI":"10.1039\/C5NR01072A"},{"key":"e_1_2_9_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature23307"},{"key":"e_1_2_9_5_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201701403"},{"key":"e_1_2_9_6_1","doi-asserted-by":"publisher","DOI":"10.1038\/natrevmats.2018.9"},{"key":"e_1_2_9_7_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"e_1_2_9_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_2_9_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_2_9_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"e_1_2_9_11_1","unstructured":"J.Hennessy D.Patterson K.Asanovic Computer architecture: a quantitative approach Sixth edition Morgan Kaufmann Publishers Cambridge MA2019."},{"key":"e_1_2_9_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1966.5273"},{"key":"e_1_2_9_13_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-018-25376-x"},{"key":"e_1_2_9_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.485843"},{"key":"e_1_2_9_15_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"e_1_2_9_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_2_9_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"e_1_2_9_18_1","doi-asserted-by":"publisher","DOI":"10.1038\/d41586-020-00592-6"},{"key":"e_1_2_9_19_1","unstructured":"J.Schemmel D.Briiderle A.Griibl M.Hock K.Meier S.Millner. inInt. Symp. on Circuits and Systems2010."},{"key":"e_1_2_9_20_1","unstructured":"G. H.Loh inInt. Symp. on Computer Architecture2008."},{"key":"e_1_2_9_21_1","unstructured":"R.Strenz inInt. Electron Devices Meeting2011."},{"key":"e_1_2_9_22_1","unstructured":"R. C.Merkle Foresight Institute1989 Foresight Update 6."},{"key":"e_1_2_9_23_1","doi-asserted-by":"publisher","DOI":"10.1038\/236"},{"key":"e_1_2_9_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"e_1_2_9_25_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"e_1_2_9_26_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"e_1_2_9_27_1","unstructured":"M.Hu J. P.Strachan Z.Li E. M.Grafals N.Davila C.Graves S.Lam N.Ge J. J.Yang R. S.Williams inDesign Automation Conf.2016."},{"key":"e_1_2_9_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_2_9_29_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1424-8"},{"key":"e_1_2_9_30_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"e_1_2_9_31_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1677-2"},{"key":"e_1_2_9_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.physd.2019.132306"},{"key":"e_1_2_9_33_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature16961"},{"key":"e_1_2_9_34_1","doi-asserted-by":"crossref","unstructured":"S.Yu Resistive Random Access Memory (RRAM): From Devices to Array Architectures (Ed.: K. Iniewski)Morgan & Claypool2016.","DOI":"10.1007\/978-3-031-02030-8"},{"key":"e_1_2_9_35_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-019-0501-3"},{"key":"e_1_2_9_36_1","first-page":"9490413","volume":"2019","author":"Zhou F.","year":"2019","journal-title":"Research"},{"key":"e_1_2_9_37_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201800080"},{"key":"e_1_2_9_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_2_9_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-0551-5_3"},{"key":"e_1_2_9_40_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/382001"},{"key":"e_1_2_9_41_1","doi-asserted-by":"publisher","DOI":"10.1039\/c2ra22507g"},{"key":"e_1_2_9_42_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600090"},{"key":"e_1_2_9_43_1","unstructured":"S.Yu B.Gao Z.Fang H.Yu J.Kang H. P.Wong. inInt. Electron Devices Meeting2012."},{"key":"e_1_2_9_44_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"e_1_2_9_45_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3693392"},{"key":"e_1_2_9_46_1","unstructured":"S.Park H.Kim M.Choo J.Noh A.Sheri S.Jung K.Seo J.Park S.Kim W.Lee J.Shin D.Lee G.Choi J.Woo E.Cha J.Jang C.Park M.Jeon B.Lee B. H.Lee H.Hwang inInt. Electron Devices Meeting2012."},{"key":"e_1_2_9_47_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.orgel.2016.12.007"},{"key":"e_1_2_9_48_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602890"},{"key":"e_1_2_9_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2732698"},{"key":"e_1_2_9_50_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"e_1_2_9_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"e_1_2_9_52_1","unstructured":"Y.Wang Y.Shang H.Yu inConf.: IEEE Non-Volatile Memory Technology Symp.2012."},{"key":"e_1_2_9_53_1","unstructured":"S.Yang F.Wei Y.Hao in17th Asia and South Pacific Design Automation Conf.2012."},{"key":"e_1_2_9_54_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.7b00783"},{"key":"e_1_2_9_55_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2139849"},{"key":"e_1_2_9_56_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl201040y"},{"key":"e_1_2_9_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"e_1_2_9_58_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"e_1_2_9_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164615"},{"key":"e_1_2_9_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2771718"},{"key":"e_1_2_9_61_1","unstructured":"P.Chen B.Lin I.Wang T.Hou J.Ye S.Vrudhula J.Seo Y.Cao S.Yu inIEEE\/ACM Int. Conf. on Computer-Aided Design2015."},{"key":"e_1_2_9_62_1","doi-asserted-by":"crossref","unstructured":"J.Liu B.Jaiyen R.Veras O.Mutlu 39th Annual Int. Symp. on Computer Architecture Association for Computing Machinery New York NY2012 Vol.40 pp.1\u201312.","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"e_1_2_9_63_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/27\/36\/365204"},{"key":"e_1_2_9_64_1","unstructured":"K.He X.Zhang S.Ren J.Sun inComputer Vision and Pattern Recognition2016."},{"key":"e_1_2_9_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2016.2597310"},{"key":"e_1_2_9_66_1","doi-asserted-by":"publisher","DOI":"10.1093\/oso\/9780198538493.001.0001"},{"key":"e_1_2_9_67_1","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"e_1_2_9_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"e_1_2_9_69_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008916026143"},{"key":"e_1_2_9_70_1","unstructured":"A. S.Cassidy P. A.Merolla J. V.Arthur S. K.Esser B. L.Jackson R.Alvarezicaza P.Datta J.Sawada T. M.Wong V.Feldman inInt. Joint Conf. on Neural Network2013."},{"key":"e_1_2_9_71_1","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.18-24-10464.1998"},{"key":"e_1_2_9_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2618866"},{"key":"e_1_2_9_73_1","unstructured":"S.Yin X.Sun S.Yu J.Seo arXiv: Emerging Technologies2019."},{"key":"e_1_2_9_74_1","unstructured":"J.Deng W.Dong R.Socher L.Li K.Li L.Feifei inComputer Vision and Pattern Recognition2009."},{"key":"e_1_2_9_75_1","unstructured":"G. E.Hinton N.Srivastava A.Krizhevsky I.Sutskever R.Salakhutdinov arXiv: Neural Evolutionary Computing2012."},{"key":"e_1_2_9_76_1","doi-asserted-by":"publisher","DOI":"10.1162\/08997660152002852"},{"key":"e_1_2_9_77_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2009.11-08-901"},{"key":"e_1_2_9_78_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-2312(01)00658-0"},{"key":"e_1_2_9_79_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.00095"},{"key":"e_1_2_9_80_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-014-0788-3"},{"key":"e_1_2_9_81_1","unstructured":"P. U.Diehl D.Neil J.Binas M.Cook S.Liu M.Pfeiffer inInt. Joint Conf. on Neural Network2015."},{"key":"e_1_2_9_82_1","unstructured":"E.Hunsberger C.Eliasmith cs.LG arXiv 1510.088292015."},{"key":"e_1_2_9_83_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00508"},{"key":"e_1_2_9_84_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco_a_01086"},{"key":"e_1_2_9_85_1","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"e_1_2_9_86_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2008.06-08-804"},{"key":"e_1_2_9_87_1","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0001377"},{"key":"e_1_2_9_88_1","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2018.00074"},{"key":"e_1_2_9_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_2_9_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2016.2528162"},{"key":"e_1_2_9_91_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-016-2700-2"},{"key":"e_1_2_9_92_1","doi-asserted-by":"crossref","unstructured":"C.Yakopcic M. Z.Alom T. M.Taha Int. Joint Conf. on Neural Networks2016 pp.963\u2013970.","DOI":"10.1109\/IJCNN.2016.7727302"},{"key":"e_1_2_9_93_1","unstructured":"Y.Wang L.Xia T.Tang B.Li S.Yao M.Cheng H.Yang inIEEE Int. Symp. on Circuits and Systems2016."},{"key":"e_1_2_9_94_1","first-page":"18","volume":"14","author":"Li Y.","year":"2018","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"key":"e_1_2_9_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2697910"},{"key":"e_1_2_9_96_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.08.004"},{"key":"e_1_2_9_97_1","unstructured":"M.Hu H.Li Q.Wu G. S.Rose in:Design Automation Conf.2012."},{"key":"e_1_2_9_98_1","doi-asserted-by":"publisher","DOI":"10.1115\/1.3640537"},{"key":"e_1_2_9_99_1","unstructured":"A. E.Bryson Y. C.Ho Applied Optimal Control: Optimization Estimation and Control Blaisdell Pub Waltham MA1969."},{"key":"e_1_2_9_100_1","volume-title":"System Modeling and Optimization. Lecture Notes in Control and Information Sciences","author":"Werbos P. J.","year":"1982"},{"key":"e_1_2_9_101_1","first-page":"701","volume-title":"Computational Intelligence","author":"Yu H.","year":"2017"},{"key":"e_1_2_9_102_1","unstructured":"J. F.Kang P.Huang R.Han Y.Xiang X.Cui X. Y.Liu inInt. Conf. on ASIC2019."},{"key":"e_1_2_9_103_1","unstructured":"R.Han P.Huang Y.Xiang C.Liu Z.Dong Z. Q.Su Y. B.Liu L.Liu X.Liu J.Kang inInt. Symp. on Circuits and Systems2018."},{"key":"e_1_2_9_104_1","unstructured":"X.Guo F. M.Bayat M.Prezioso Y.Chen B.Nguyen N.Do D. B.Strukov. inCustom Integrated Circuits Conf.2017."},{"key":"e_1_2_9_105_1","unstructured":"Y.Xiang J. F.Kang P.Huang H. Z.Yang K. L.Wang R.Han W.Shen Y.Feng C.Liu X. Y.Liu inInt. Electron Devices Meeting2019."},{"key":"e_1_2_9_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"e_1_2_9_107_1","unstructured":"F. M.Bayat X.Guo M.Klachko N.Do K. K.Likharev D. B.Strukov inDevice Research Conf.2016."},{"key":"e_1_2_9_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"e_1_2_9_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2764075"},{"key":"e_1_2_9_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2647322"},{"key":"e_1_2_9_111_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"e_1_2_9_112_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.11.001"},{"key":"e_1_2_9_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_2_9_114_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2014.12.013"},{"key":"e_1_2_9_115_1","unstructured":"Y.Chen J.Emer V.Sze inInt. Symp. on Computer Architecture2016."},{"key":"e_1_2_9_116_1","unstructured":"Y.Chen T.Krishna J.Emer V.Sze inInt. Solid-State Circuits Conf.2016."},{"key":"e_1_2_9_117_1","unstructured":"S.Sirowy A.Forin Where's the beef? Why FPGAs are so fast Microsoft Research Microsoft Corp2008."},{"key":"e_1_2_9_118_1","unstructured":"S.Chakradhar M.Sankaradas V.Jakkula S.Cadambi. inInt. Symp. on Computer Architecture2010."},{"key":"e_1_2_9_119_1","unstructured":"C.Zhang P.Li G.Sun Y.Guan B.Xiao J.Cong inField Programmable Gate Arrays2015."},{"key":"e_1_2_9_120_1","unstructured":"Y.Shin K.Shin P.Kenkare R.Kashyap H.Lee D.Seo B.Millar Y.Kwon R.Iyengar M.Kim inInt. Solid-State Circuits Conf.2013."},{"key":"e_1_2_9_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241347"},{"key":"e_1_2_9_122_1","unstructured":"S.-Y.Wu C.Lin M.Chiang J.Liaw J.Cheng S.Yang C.Tsai P.Chen T.Miyashita C.Chang V. S.Chang K.Pan J.Chen Y.Mor K.Lai C.Liang H. F.Chen S.Chang C.Lin S.Jang IEEE Int. Electron Devices Meeting2016 pp.2.6.1\u20132.6.4."},{"key":"e_1_2_9_123_1","unstructured":"A.Biswas A. P.Chandrakasan inInt. Solid-State Circuits Conf.2018."},{"key":"e_1_2_9_124_1","unstructured":"W.Khwa J.Chen J.Li X.Si E.Yang X.Sun R.Liu P.Chen Q.Li S.Yu inInt. Solid-State Circuits Conf.2018."},{"key":"e_1_2_9_125_1","unstructured":"Z.Jiang S.Yin M.Seok J.Seo inSymp. on VLSI Technology2018."},{"key":"e_1_2_9_126_1","unstructured":"H.Valavi P. J.Ramadge E.Nestler N.Verma inSymp. on VLSI Circuits2018."},{"key":"e_1_2_9_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2019.2899262"},{"key":"e_1_2_9_128_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284184"}],"container-title":["Advanced Intelligent Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/aisy.202000150","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1002\/aisy.202000150","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/aisy.202000150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,7]],"date-time":"2025-10-07T23:24:19Z","timestamp":1759879459000},"score":1,"resource":{"primary":{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/10.1002\/aisy.202000150"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":127,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,2]]}},"alternative-id":["10.1002\/aisy.202000150"],"URL":"https:\/\/doi.org\/10.1002\/aisy.202000150","archive":["Portico"],"relation":{},"ISSN":["2640-4567","2640-4567"],"issn-type":[{"value":"2640-4567","type":"print"},{"value":"2640-4567","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,7]]},"assertion":[{"value":"2020-06-30","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"2000150"}}