{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T23:14:09Z","timestamp":1771542849989,"version":"3.50.1"},"reference-count":43,"publisher":"Wiley","issue":"8","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2022M3I7A1078544"],"award-info":[{"award-number":["2022M3I7A1078544"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["RS\u20102023\u201000217539"],"award-info":[{"award-number":["RS\u20102023\u201000217539"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["advanced.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Advanced Intelligent Systems"],"published-print":{"date-parts":[[2024,8]]},"abstract":"<jats:p>As the demand for bio\u2010inspired neuromorphic systems grows, memristor has emerged as a pivotal component in artificial synaptic devices. This study delves into the advantages and limitations of the one\u2010transistor\u2010one\u2010resistor (1T\u20101R) and 0T\u20101R architectures for memory array configurations. A significant enhancement in the memristor's on\/off ratio, surpassing 10<jats:sup>3<\/jats:sup>, achieved by integrating both an overshoot suppression layer (OSL) and an ultra\u2010thin AlN oxygen barrier layer (OBL) is also reported. The concurrent insertion of an AlO<jats:sub><jats:italic>x<\/jats:italic><\/jats:sub> OSL is essential for manifesting the self\u2010compliance attribute in 4F<jats:sup>2<\/jats:sup> memristor arrays. Evaluations of a 24\u2009\u00d7\u200924 array embedded with OSL and OBL reveal a substantial reduction in retention variation. In terms of functionality, a 7.13\u2010fold decline in vector\u2010matrix multiplication error is observed, accentuating the potential of this approach for neural network synapse applications. The analog reset characteristics of the OBL memristor facilitate over 25 multilevel states. Furthermore, the adoption of nonnegative weights presents an avenue to potentially double synaptic integration density. Through simulation program with integrated circuit emphasis\u00a0simulations, the necessity of nonnegative and 16\u2010level quantized conductance in balancing power consumption without accuracy loss at the image classification is validated.<\/jats:p>","DOI":"10.1002\/aisy.202300797","type":"journal-article","created":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T15:38:46Z","timestamp":1715528326000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Overshoot\u2010Suppressed Memristor Array with AlN Oxygen Barrier for Low\u2010Power Operation in the Intelligent Neuromorphic Systems"],"prefix":"10.1002","volume":"6","author":[{"given":"Sungjoon","family":"Kim","sequence":"first","affiliation":[{"name":"Inter\u2010University Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering Seoul National University  Seoul 08826 Korea"}]},{"given":"Kyungho","family":"Hong","sequence":"additional","affiliation":[{"name":"Inter\u2010University Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering Seoul National University  Seoul 08826 Korea"}]},{"given":"Hyungjin","family":"Kim","sequence":"additional","affiliation":[{"name":"Division of Materials Science and Engineering Hanyang University  Seoul 04763 Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1135-769X","authenticated-orcid":false,"given":"Min\u2010Hwi","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronics Engineering Chung\u2010Ang University  Seoul 06974 Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5515-2912","authenticated-orcid":false,"given":"Woo Young","family":"Choi","sequence":"additional","affiliation":[{"name":"Inter\u2010University Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering Seoul National University  Seoul 08826 Korea"}]}],"member":"311","published-online":{"date-parts":[[2024,5,12]]},"reference":[{"key":"e_1_2_9_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.09.003"},{"key":"e_1_2_9_3_1","unstructured":"OpenAI https:\/\/chat.openai.com (accessed: April 2023)."},{"key":"e_1_2_9_4_1","unstructured":"Tesla https:\/\/www.tesla.com\/autopilot(accessed: April 2023)."},{"key":"e_1_2_9_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"e_1_2_9_6_1","doi-asserted-by":"publisher","DOI":"10.3389\/frai.2020.00004"},{"key":"e_1_2_9_7_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202003610"},{"key":"e_1_2_9_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.543035"},{"key":"e_1_2_9_9_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00646-1"},{"key":"e_1_2_9_10_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5124027"},{"key":"e_1_2_9_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.apsusc.2021.152164"},{"key":"e_1_2_9_12_1","first-page":"217","volume":"54","author":"Biswas A.","year":"2018","journal-title":"IJSSC"},{"key":"e_1_2_9_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907488"},{"key":"e_1_2_9_14_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"e_1_2_9_15_1","unstructured":"T.-H.Wen J.-M.Hung H.-H.Hsu Y.Wu F.-C.Chang C.-Y.Li C.-H.Chien C.-I.Su W.-S.Khwa J.-J.Wu presented at2023 IEEE Symp. on VLSI Technology and Circuits (VLSI Technology and Circuits)2023."},{"key":"e_1_2_9_16_1","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/43\/5\/054102"},{"key":"e_1_2_9_17_1","doi-asserted-by":"publisher","DOI":"10.1039\/C8FD00127H"},{"key":"e_1_2_9_18_1","unstructured":"M.Sako T.Nakajima F.Kono T.Nakano M.Fujiu J.Musha D.Nakamura N.Kanagawa Y.Shimizu K.Yanagidaira presented at2023 IEEE Symp. on VLSI Technology and Circuits (VLSI Technology and Circuits)2023."},{"key":"e_1_2_9_19_1","unstructured":"K.Kim Y.Seo S.Park W.Jang D.Yoo J.Lim I.-H.Park J.Lee K.Noh S.Ahn presented at2023 IEEE Symp. on VLSI Technology and Circuits (VLSI Technology and Circuits)2023."},{"key":"e_1_2_9_20_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000150"},{"key":"e_1_2_9_21_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsmaterialslett.2c01218"},{"key":"e_1_2_9_22_1","doi-asserted-by":"publisher","DOI":"10.1039\/D3MH01035J"},{"key":"e_1_2_9_23_1","doi-asserted-by":"publisher","DOI":"10.1002\/smm2.1240"},{"key":"e_1_2_9_24_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202312444"},{"key":"e_1_2_9_25_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202100273"},{"key":"e_1_2_9_26_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"e_1_2_9_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2877890"},{"key":"e_1_2_9_28_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-021-82543-3"},{"key":"e_1_2_9_29_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5037835"},{"key":"e_1_2_9_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"e_1_2_9_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"e_1_2_9_32_1","unstructured":"F.Ertam G.Ayd\u0131n presented at2017 Int. Conf. on Computer Science and Engineering (UBMK)2017."},{"key":"e_1_2_9_33_1","unstructured":"S.Ruder arXiv:1609.047472016."},{"key":"e_1_2_9_34_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202200272"},{"key":"e_1_2_9_35_1","unstructured":"H.Wu P.Judd X.Zhang M.Isaev P.Micikevicius arXiv:2004.096022020."},{"key":"e_1_2_9_36_1","doi-asserted-by":"publisher","DOI":"10.1201\/9781003162810-13"},{"key":"e_1_2_9_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2842071"},{"key":"e_1_2_9_38_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.1c06980"},{"key":"e_1_2_9_39_1","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202100017"},{"key":"e_1_2_9_40_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4946006"},{"key":"e_1_2_9_41_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/21\/215201"},{"key":"e_1_2_9_42_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.apsusc.2021.149386"},{"key":"e_1_2_9_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2319074"},{"key":"e_1_2_9_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3075193"}],"container-title":["Advanced Intelligent Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/aisy.202300797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,7]],"date-time":"2025-10-07T18:50:33Z","timestamp":1759863033000},"score":1,"resource":{"primary":{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/10.1002\/aisy.202300797"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":43,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2024,8]]}},"alternative-id":["10.1002\/aisy.202300797"],"URL":"https:\/\/doi.org\/10.1002\/aisy.202300797","archive":["Portico"],"relation":{},"ISSN":["2640-4567","2640-4567"],"issn-type":[{"value":"2640-4567","type":"print"},{"value":"2640-4567","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5,12]]},"assertion":[{"value":"2023-11-22","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-05-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"2300797"}}