{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,18]],"date-time":"2023-11-18T15:34:42Z","timestamp":1700321682424},"reference-count":20,"publisher":"Wiley","issue":"3","license":[{"start":{"date-parts":[[2006,10,24]],"date-time":"2006-10-24T00:00:00Z","timestamp":1161648000000},"content-version":"vor","delay-in-days":5289,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Concurrency: Pract. Exper."],"published-print":{"date-parts":[[1992,5]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>We evaluate the basic performance of the Intel iPSC\/860 computer, which can have up to 128 Intel i860\u2010based nodes connected together with a hypercube network topology. After giving a brief overview of the system, the properties and bottlenecks of the hardware architecture and software environment are discussed. Basic memory, scalar and vector performance of a single node is evaluated, and the communication performance and the overlap of computation and communication are analysed.<\/jats:p>","DOI":"10.1002\/cpe.4330040303","type":"journal-article","created":{"date-parts":[[2006,11,17]],"date-time":"2006-11-17T16:23:37Z","timestamp":1163780617000},"page":"223-240","source":"Crossref","is-referenced-by-count":11,"title":["Evaluating the basic performance of the Intel iPSC\/860 parallel computer"],"prefix":"10.1002","volume":"4","author":[{"given":"Rudolf","family":"Berrendorf","sequence":"first","affiliation":[]},{"given":"Jukka","family":"Helin","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2006,10,24]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF00127835"},{"key":"e_1_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(90)90028-8"},{"key":"e_1_2_1_4_2","doi-asserted-by":"crossref","unstructured":"Lewis W.TuckerandGeorge G.Robertson \u2018Architecture and Applications of the Connection Machine\u2019 IEEE Computer (August1988).","DOI":"10.1109\/2.74"},{"key":"e_1_2_1_5_2","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4330010103"},{"key":"e_1_2_1_6_2","article-title":"The iPSC\/2 direct\u2010connect technology","volume":"1988","author":"Nugent Steve","journal-title":"Proceedings of the 3rd Conference on Hypercube Concurrent Computers and Applications"},{"key":"e_1_2_1_7_2","doi-asserted-by":"crossref","unstructured":"PaulClose:The iPSC\/2 Node Architecture Proceedings of the 3rd Conference on Hypercube Concurrent Computers and Applications 1988.","DOI":"10.1145\/62297.62304"},{"key":"e_1_2_1_8_2","unstructured":"NealMargulis \u2018The Intel 80860\u2019 BYTE (December1989)."},{"key":"e_1_2_1_9_2","unstructured":"UlrichDetert Memory Performance of Cray X\u2010MP and Cray Y\u2010MP Proc. of the Cray User Group Meeting September1989."},{"key":"e_1_2_1_10_2","unstructured":"Intel Corporation:i860 64\u2010Bit Microprocessor Programmer's Manual Intel Corporation Santa Clara CA 1990."},{"key":"e_1_2_1_11_2","volume-title":"Parallel Processors 2","author":"Hockney R. W.","year":"1988"},{"key":"e_1_2_1_12_2","unstructured":"F.McMahon The Livermore Fortran Kernels: a Computer Test of the Numerical Performance Range Lawrence Livermore National Laboratory Technical Report ULRL\u201053745 October 1986."},{"key":"e_1_2_1_13_2","doi-asserted-by":"publisher","DOI":"10.2172\/6167668"},{"issue":"8","key":"e_1_2_1_14_2","article-title":"Communicating sequential processes","volume":"21","author":"Hoare C.A. R.","journal-title":"CACM"},{"key":"e_1_2_1_15_2","article-title":"The NX\/2 operating system","volume":"1988","author":"Pierce Paul","journal-title":"Proceedings of the 3rd Conference on Hypercube Concurrent Computers and Applications"},{"key":"e_1_2_1_16_2","unstructured":"R.Bolduc SUPRENUM Fortran Syntax Specification SUPRENUM Report 7 SUPRENUM GmbH Bonn 1987."},{"key":"e_1_2_1_17_2","unstructured":"Anthony J. G.Hey Supercomputing with Transputers \u2010 Past Present and Future 1990 International Conference on Supercomputing Amsterdam ACM Press 1990."},{"key":"e_1_2_1_18_2","volume-title":"Solving Problems on Concurrent Computers I","author":"Fox G.","year":"1989"},{"key":"e_1_2_1_19_2","doi-asserted-by":"crossref","unstructured":"J.HelinandR.Berrendorf Analyzing the Performance of Message Passing MIMD Hypercubes: A Study with the Intel iPSC\/860 Proceedings of the 1991 International Conference On Supercomputing 1991.","DOI":"10.1145\/109025.109113"},{"key":"e_1_2_1_20_2","unstructured":"S. H.Bokhari Communication Overhead on the Intel iPSC\/860 Hypercube ICASE Interim Report 10 NASA Langley 1990."},{"key":"e_1_2_1_21_2","unstructured":"T. H.Dunigan Performance of the Intel iPSC\/860 Hypercube Technical Report ORNL\/TM\u201011491 Oak Ridge National Laboratory 1990."}],"container-title":["Concurrency: Practice and Experience"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fcpe.4330040303","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cpe.4330040303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T16:42:53Z","timestamp":1698165773000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/cpe.4330040303"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,5]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1992,5]]}},"alternative-id":["10.1002\/cpe.4330040303"],"URL":"https:\/\/doi.org\/10.1002\/cpe.4330040303","archive":["Portico"],"relation":{},"ISSN":["1040-3108","1096-9128"],"issn-type":[{"value":"1040-3108","type":"print"},{"value":"1096-9128","type":"electronic"}],"subject":[],"published":{"date-parts":[[1992,5]]}}}