{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,27]],"date-time":"2023-10-27T05:10:13Z","timestamp":1698383413449},"reference-count":24,"publisher":"Wiley","issue":"4","license":[{"start":{"date-parts":[[2006,10,25]],"date-time":"2006-10-25T00:00:00Z","timestamp":1161734400000},"content-version":"vor","delay-in-days":4164,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Concurrency: Pract. Exper."],"published-print":{"date-parts":[[1995,6]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Programming applications in computer\u2010aided design of VLSI are difficult on parallel architectures, especially pipelined implementations derived from their sequential counterparts by algorithmic partitioning. The difficulty is primarily due to lack of good program development environments and tools. Our solution, applicable to message\u2010passing architectures, is based upon a definition of a broad class of non\u2010linear pipeline configurations and an asynchronous data\u2010driven model for pipeline stage interactions. It provides object\u2010oriented definitions of stages and interconnecting channels. These objects are embedded in C++ so that the correctness of application programs can be tested on a workstation in a simulated environment. The simulation is instrumented to provide data useful in assessing relative computational loading and balancing of stages. Thus a large part of program development can take place in the environment of a workstation familiar to the programmer. A non\u2010trivial application is developed to illustrate these ideas.<\/jats:p>","DOI":"10.1002\/cpe.4330070405","type":"journal-article","created":{"date-parts":[[2006,11,17]],"date-time":"2006-11-17T15:10:19Z","timestamp":1163776219000},"page":"315-337","source":"Crossref","is-referenced-by-count":3,"title":["Programming pipelined CAD applications on message\u2010passing architectures"],"prefix":"10.1002","volume":"7","author":[{"given":"P.","family":"Kenyon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Seth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Clematis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Dodero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Gianuzzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2006,10,25]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005647"},{"key":"e_1_2_1_3_2","doi-asserted-by":"crossref","unstructured":"M. M.Denneau \u2018The Yorktown simulation engine \u2019Proceedings of 19th Design Automation Conference 1982 pp.55\u201359.","DOI":"10.1109\/DAC.1982.1585480"},{"key":"e_1_2_1_4_2","unstructured":"Zycad \u2018System Development Engine \u2010 SDE \u2019 Product Brief 1985."},{"key":"e_1_2_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295211"},{"key":"e_1_2_1_6_2","doi-asserted-by":"crossref","unstructured":"R. J.SmithII \u2018Fundamentals of parallel logic simulation \u2019Proceedings of the 23th IEEE ACM Design Automation Conference June1986 pp.2\u201312.","DOI":"10.1109\/DAC.1986.1586061"},{"issue":"4","key":"e_1_2_1_7_2","first-page":"82","article-title":"A logic simulation machine","volume":"2","author":"Abramovici M.","year":"1983","journal-title":"IEEE Trans."},{"key":"e_1_2_1_8_2","volume-title":"Computer Architecture and Parallel Processing","author":"Hwang K.","year":"1984"},{"issue":"1","key":"e_1_2_1_9_2","first-page":"19","article-title":"A hardware logic simulation system","volume":"9","author":"Agrawal P.","year":"1990","journal-title":"IEEE Trans."},{"key":"e_1_2_1_10_2","unstructured":"E. S.Davidson \u2018The design and control of pipelined function generators \u2019Proceedings 1971 International IEEE Conference on Systems Networks and Computers Oaxtepec Mexico January1971 pp.19\u201321."},{"key":"e_1_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/366663.366704"},{"key":"e_1_2_1_12_2","unstructured":"G.KahnandD. B.MacQueen \u2018Coroutines and networks of parallel processes \u2019 inInformation Processing 77 Proceedings of the IFIP Congress 1977 Amsterdam The Netherlands North\u2010Holland 1977 pp.993\u2013998."},{"issue":"1","key":"e_1_2_1_13_2","first-page":"1","article-title":"Programming with streams in a Pascal\u2010like language","volume":"17","author":"Nakata I.","year":"1991","journal-title":"IEEE Trans."},{"key":"e_1_2_1_14_2","volume-title":"The C+ + Programming Language","author":"Stroustrup B.","year":"1986"},{"issue":"7","key":"e_1_2_1_15_2","first-page":"871","article-title":"Massively parallel switch\u2010level simulation: A feasibility study","volume":"10","author":"Kravitz S.","year":"1991","journal-title":"IEEE Trans."},{"key":"e_1_2_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.82034"},{"key":"e_1_2_1_17_2","doi-asserted-by":"crossref","unstructured":"N.ManjikianandW. M.Loucks \u2018High performance parallel logic simulation on a network of workstations\u2019 in R. Bagrodia and D. Jefferson (eds.) Proceedings of the 1993 Workshop on Parallel and Distributed Simulation May1993 pp.76\u201384.","DOI":"10.1145\/158459.158469"},{"key":"e_1_2_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"e_1_2_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"e_1_2_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288193"},{"key":"e_1_2_1_21_2","unstructured":"S.Seth L.Gowen M.PayneandD.Sylwester \u2018Logic simulation using an asynchronous parallel discrete\u2010event simulation model on a SIMD machine \u2019 in7th International Conference on VLSI Design January1994."},{"key":"e_1_2_1_22_2","unstructured":"F.Brglez D.BryanandK.Kozminski \u2018Combinational profiles of sequential benchmark circuits \u2019 in 1989International Symposium on Circuits and Systems Portland OR May1989 pp.9\u201311."},{"key":"e_1_2_1_23_2","unstructured":"P.Agrawal C. S.MoturuandR.Tutundjian \u2018Modeling and simulation of functional memory blocks in the MARS accelerator \u2019 inProceedings of International Workshop on Hardware Accelerators Oxford UK September1989."},{"key":"e_1_2_1_24_2","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1061"},{"key":"e_1_2_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"}],"container-title":["Concurrency: Practice and Experience"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fcpe.4330070405","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cpe.4330070405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,26]],"date-time":"2023-10-26T16:27:26Z","timestamp":1698337646000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/cpe.4330070405"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,6]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1995,6]]}},"alternative-id":["10.1002\/cpe.4330070405"],"URL":"https:\/\/doi.org\/10.1002\/cpe.4330070405","archive":["Portico"],"relation":{},"ISSN":["1040-3108","1096-9128"],"issn-type":[{"value":"1040-3108","type":"print"},{"value":"1096-9128","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995,6]]}}}