{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T06:40:33Z","timestamp":1698043233684},"reference-count":20,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2006,12,13]],"date-time":"2006-12-13T00:00:00Z","timestamp":1165968000000},"content-version":"vor","delay-in-days":5825,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuit Theory &amp; Apps"],"published-print":{"date-parts":[[1991,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>This paper describes an experimental mixed\u2010mode simulation system which couples an incremental time analogue simulator to an event\u2010driven switch level simulator. the analogue timing programme uses a variable\u2010step\u2010size, multi\u2010order (VSMO) numerical integration algorithm which detects and uses latency while maintaining wave\u2010form synchronization. the switch level programme uses piecewise linear wave\u2010forms rather than discrete states to model the operation of logical networks. A unified format in which time responses are events is used for communication between the two programmes. the mixed\u2010mode simulator operates without backtracking or translation between logical states and analogue wave\u2010forms.<\/jats:p>","DOI":"10.1002\/cta.4490190106","type":"journal-article","created":{"date-parts":[[2007,7,2]],"date-time":"2007-07-02T00:16:29Z","timestamp":1183335389000},"page":"35-50","source":"Crossref","is-referenced-by-count":2,"title":["A Mixed\u2010Mode Analogue and Switch Level Simulator"],"prefix":"10.1002","volume":"19","author":[{"given":"S. P.","family":"Menzel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Vlach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2006,12,13]]},"reference":[{"key":"e_1_2_1_2_2","unstructured":"S. P.Menzel Mixed\u2010mode simulation of MOS networks' Ph.D. Thesis Systems Design Engineering University of Waterloo Waterloo Ontario 1989."},{"key":"e_1_2_1_3_2","volume-title":"SPICE2: a computer program to simulate semiconductor circuits","author":"Nagel L. W.","year":"1975"},{"key":"e_1_2_1_4_2","first-page":"113","volume-title":"Computer Design aids for VLSI Circuits","author":"de Man H.","year":"1981"},{"key":"e_1_2_1_5_2","unstructured":"J. E.Kleckner Advanced mixed\u2010mode simulation techniques' Ph.D. Thesis Electronics Research Laboratory University of California Berkeley CA 1984."},{"key":"e_1_2_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270089"},{"key":"e_1_2_1_7_2","unstructured":"G.ManciniandN. C.Rumin CAMUS\u2010a mixed\u2010mode network analysis program' Proc. IEEE Int. Conf. on Circuits and Computers 1982 pp.176\u2013179."},{"key":"e_1_2_1_8_2","unstructured":"R. I.Gardner J. W.Grundmann D. S.PassandK. C.Swanson Multilevel simulation in VISTA: architecture and performance' Proc. IEEE Int. Conf. on Circuits and Computers 1982 pp.26\u201329."},{"key":"e_1_2_1_9_2","first-page":"3.5.1","volume-title":"A mixed\u2010mode analog\u2010digital simulation methodology for full custom design","author":"Lee A. S.","year":"1988"},{"key":"e_1_2_1_10_2","first-page":"6.3.1.","volume-title":"Mixed\u2010mode simulation tools for custom VLSI design","author":"Salama R.","year":"1988"},{"key":"e_1_2_1_11_2","unstructured":"S. P.Menzel J.VlachandM. D.Wvong An analog timing simulator with latency detection for multi\u2010level analysis of MOS networks' 1988 MidWest Symp. on Circuits and Systems 1988 pp.1145\u20131148."},{"key":"e_1_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.3205"},{"key":"e_1_2_1_13_2","unstructured":"R. A.SalehandA. R.Newton An event\u2010driven relaxation\u2010based multi\u2010rate integration scheme for circuit simulation' Proc. IEEE 1987 Int. Symp. on Circuits and Systems Philadelphia USA1987 pp.600\u2013603."},{"key":"e_1_2_1_14_2","unstructured":"W. K.Chia T. N.TrickandI. N.Hajj Implementation of a relaxation technique in a general purpose circuit simulator' Proc. IEEE Int. Conf. on Circuits and Systems Kyoto Japan1985 pp.423\u2013426."},{"key":"e_1_2_1_15_2","volume-title":"Numerical Initial Value Problems in Ordinary Differential Equations","author":"Gear C. W.","year":"1971"},{"key":"e_1_2_1_16_2","volume-title":"Error Estimates for the Variable\u2010Step Backward Differentiation Methods","author":"Brayton R. K.","year":"1976"},{"key":"e_1_2_1_17_2","unstructured":"P. A.Layman Noise in small geometry MOSFETs' M.A.Sc. Thesis Department of Electrical Engineering University of Waterloo Waterloo Ontario 1985."},{"key":"e_1_2_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051852"},{"key":"e_1_2_1_19_2","unstructured":"WATAND: user's manual version 1.11\u201000\u2032 Report UW\u2010EE\u201087\u201001 Department of Electrical Engineering University of Waterloo Waterloo Ontario 1987."},{"key":"e_1_2_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1984.1085562"},{"key":"e_1_2_1_21_2","doi-asserted-by":"crossref","DOI":"10.21236\/ADA606827","volume-title":"The simultion of MOS integrated circuits using SPICE2","author":"Vladimirescu A.","year":"1980"}],"container-title":["International Journal of Circuit Theory and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fcta.4490190106","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cta.4490190106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,22]],"date-time":"2023-10-22T21:59:18Z","timestamp":1698011958000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/cta.4490190106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,1]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,1]]}},"alternative-id":["10.1002\/cta.4490190106"],"URL":"https:\/\/doi.org\/10.1002\/cta.4490190106","archive":["Portico"],"relation":{},"ISSN":["0098-9886","1097-007X"],"issn-type":[{"value":"0098-9886","type":"print"},{"value":"1097-007X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1991,1]]}}}