{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T06:06:16Z","timestamp":1748585176050},"reference-count":19,"publisher":"Wiley","issue":"6","license":[{"start":{"date-parts":[[2006,12,13]],"date-time":"2006-12-13T00:00:00Z","timestamp":1165968000000},"content-version":"vor","delay-in-days":4060,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuit Theory &amp; Apps"],"published-print":{"date-parts":[[1995,11]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>In this paper a decomposition approach to diagnosis and fault prediction in large analogue and switched capacitor circuits is proposed, reduced to an analysis of the corresponding nullator\u2010norator models at a single test frequency. Algorithms for isolation of faulty nodes and subcircuits are presented. the topological conditions for performing diagnosis of faulty nodes and for identification of faulty elements have been considered. the element tolerance variations and measurement errors have been taken into account. the possibilities of the general\u2010purpose programmes for frequency and worst\u2010case analysis have been used in the practical implementation of diagnosis and fault prediction. Diagnosis of benchmark circuits has been performed and the results of a computer simulation using the programme PSpice are presented.<\/jats:p>","DOI":"10.1002\/cta.4490230603","type":"journal-article","created":{"date-parts":[[2007,7,2]],"date-time":"2007-07-02T14:25:11Z","timestamp":1183386311000},"page":"571-585","source":"Crossref","is-referenced-by-count":20,"title":["Nullator\u2010norator approach to analogue circuit diagnosis using general\u2010purpose analysis programmes"],"prefix":"10.1002","volume":"23","author":[{"given":"Samuil L.","family":"Farchy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elisaveta D.","family":"Gadzheva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lyudmila H.","family":"Raykovska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Todor G.","family":"Kouyoumdjiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2006,12,13]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676774"},{"key":"e_1_2_1_3_2","first-page":"419","volume-title":"Proc. 1985 Chapel Hill Conf. on Very Large Scale Integration","author":"Bryant R. E.","year":"1985"},{"key":"e_1_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.102679"},{"key":"e_1_2_1_5_2","first-page":"722","volume-title":"Proc. IEEE Int. Test Conf.","author":"Barzilai Z.","year":"1985"},{"key":"e_1_2_1_6_2","unstructured":"T.Karoubalis G. Ph.AlexiouandN.Kanopoulos \u2018On constructing efficient DCVS trees using BDDs\u2019 Computer Technology Institute Tech. Rep. CTI\u2010TR95625 1995."},{"key":"e_1_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052651"},{"key":"e_1_2_1_8_2","unstructured":"C. K.Ederlyiet al \u2018Cascode voltage switch logic design\u2019 VLSI Design October 78\u201386(1984)."},{"key":"e_1_2_1_9_2","doi-asserted-by":"crossref","unstructured":"L. H.Heller W. R.Griffin J. W.DavisandN. G.Thomas \u2018Cascode voltage switch logic: a differential CMOS logic family\u2019 ISCCDig. Tech. Papers 16\u201317 (1984).","DOI":"10.1109\/ISSCC.1984.1156629"},{"key":"e_1_2_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050797"},{"key":"e_1_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093315"},{"key":"e_1_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676680"},{"key":"e_1_2_1_13_2","volume-title":"Systolic Signal Processing Systems","author":"Swanzlander E. E.","year":"1987"},{"key":"e_1_2_1_14_2","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490200207"},{"key":"e_1_2_1_15_2","unstructured":"B.AbilevitzandJ.Yang \u2018A high speed cmos\/sos 16 \u00d7 16 parallel multiplier for digital signal processing\u2019 Proc. 9th GOMAC 1982 pp.86\u201389."},{"key":"e_1_2_1_16_2","first-page":"1045","article-title":"A two's complement parallel array multiplication algorithm","author":"Baugh C.","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_1_17_2","first-page":"57","volume-title":"Proc. IEEE 7th Symp. on Computer Arithmetic","author":"Dada L.","year":"1985"},{"key":"e_1_2_1_18_2","first-page":"2341","article-title":"On serial\u2010input multipliers for two's complement numbers","author":"Dada L.","year":"1989","journal-title":"IEEE Trans. Comput"},{"key":"e_1_2_1_19_2","volume-title":"Conputer Arithmetic: Principles, Architecture and Design","author":"Hwang K.","year":"1979"},{"key":"e_1_2_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223261"}],"container-title":["International Journal of Circuit Theory and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fcta.4490230603","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cta.4490230603","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,26]],"date-time":"2023-10-26T02:31:02Z","timestamp":1698287462000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/cta.4490230603"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,11]]},"references-count":19,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1995,11]]}},"alternative-id":["10.1002\/cta.4490230603"],"URL":"https:\/\/doi.org\/10.1002\/cta.4490230603","archive":["Portico"],"relation":{},"ISSN":["0098-9886","1097-007X"],"issn-type":[{"value":"0098-9886","type":"print"},{"value":"1097-007X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995,11]]}}}