{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T03:07:35Z","timestamp":1767755255572,"version":"3.48.0"},"reference-count":32,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T00:00:00Z","timestamp":1745625600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"funder":[{"DOI":"10.13039\/501100003453","name":"Natural Science Foundation of Guangdong Province","doi-asserted-by":"publisher","award":["2023A1515012273"],"award-info":[{"award-number":["2023A1515012273"]}],"id":[{"id":"10.13039\/501100003453","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Circuit Theory &amp;amp; Apps"],"published-print":{"date-parts":[[2026,1]]},"abstract":"<jats:title>ABSTRACT<\/jats:title>\n                  <jats:p>In the process of designing a DC\u2013DC converter, if the topology is determined first and then the corresponding voltage gain expression is derived based on the volt\u2010second balance principle, this design process is referred to as forward design. In contrast, the reverse design method synthesizes DC\u2013DC converters based on the volt\u2010second balance principle, using the desired voltage gain expression as the condition. This method realizes the demand\u2010oriented converter design, transforming the topology synthesis problem into a mathematical problem of solving the volt\u2010second balance equations. This paper takes the design of a second\u2010order converter as an example, presents a specific method for solving the mathematical problem and details the four steps of the proposed reverse design method. Based on the proposed method, a total of 13 topologies (T1\u2013T13) were derived, of which 11 (T1\u2013T11) meet the design requirements. To identify the optimal topology, these 11 topologies were compared, and topology T9 with superior performance was thoroughly analyzed along with its parameter design methodology. Finally, simulations were conducted on all 13 topologies, and a 100\u2009W experimental prototype of topology T9 was built for experimental validation. The simulation and experimental results demonstrate the effectiveness of the proposed method.<\/jats:p>","DOI":"10.1002\/cta.4561","type":"journal-article","created":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T08:01:01Z","timestamp":1745654461000},"page":"197-220","update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Reverse Design Method for DC\u2013DC Converters Based on the Volt\u2010Second Balance Principle"],"prefix":"10.1002","volume":"54","author":[{"given":"Jiawen","family":"Lin","sequence":"first","affiliation":[{"name":"School of Electric Power Engineering South China University of Technology  Guangzhou China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5377-2093","authenticated-orcid":false,"given":"Yanfeng","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electric Power Engineering South China University of Technology  Guangzhou China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electric Power Engineering South China University of Technology  Guangzhou China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7906-7686","authenticated-orcid":false,"given":"Dongyuan","family":"Qiu","sequence":"additional","affiliation":[{"name":"School of Electric Power Engineering South China University of Technology  Guangzhou China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2025,4,26]]},"reference":[{"key":"e_1_2_9_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2024.3481470"},{"key":"e_1_2_9_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JESTIE.2022.3221006"},{"key":"e_1_2_9_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3319312"},{"key":"e_1_2_9_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2021.3080198"},{"key":"e_1_2_9_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2024.3395362"},{"key":"e_1_2_9_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.est.2024.111431"},{"key":"e_1_2_9_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3347625"},{"key":"e_1_2_9_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2988"},{"key":"e_1_2_9_10_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4191"},{"key":"e_1_2_9_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JESTPE.2016.2605702"},{"key":"e_1_2_9_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2673545"},{"key":"e_1_2_9_13_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4263"},{"key":"e_1_2_9_14_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.3882"},{"key":"e_1_2_9_15_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4017"},{"key":"e_1_2_9_16_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4376"},{"key":"e_1_2_9_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2022.3221781"},{"key":"e_1_2_9_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2021.3050385"},{"key":"e_1_2_9_19_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet\u2010pel.2013.0205"},{"key":"e_1_2_9_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.2964700"},{"key":"e_1_2_9_21_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet\u2010pel.2014.0689"},{"key":"e_1_2_9_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2585576"},{"key":"e_1_2_9_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2895827"},{"key":"e_1_2_9_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2022.3150913"},{"key":"e_1_2_9_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JESTPE.2021.3118797"},{"key":"e_1_2_9_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2499784"},{"key":"e_1_2_9_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2024.3366915"},{"key":"e_1_2_9_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2021.3139105"},{"key":"e_1_2_9_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915762"},{"key":"e_1_2_9_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2516505"},{"key":"e_1_2_9_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2625327"},{"key":"e_1_2_9_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3323597"},{"key":"e_1_2_9_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3235053"}],"container-title":["International Journal of Circuit Theory and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cta.4561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T03:01:39Z","timestamp":1767754899000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/cta.4561"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,26]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,1]]}},"alternative-id":["10.1002\/cta.4561"],"URL":"https:\/\/doi.org\/10.1002\/cta.4561","archive":["Portico"],"relation":{},"ISSN":["0098-9886","1097-007X"],"issn-type":[{"type":"print","value":"0098-9886"},{"type":"electronic","value":"1097-007X"}],"subject":[],"published":{"date-parts":[[2025,4,26]]},"assertion":[{"value":"2024-12-28","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-04-07","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-04-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}