{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T05:30:20Z","timestamp":1738387820974,"version":"3.35.0"},"reference-count":23,"publisher":"Wiley","issue":"2","license":[{"start":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T00:00:00Z","timestamp":1221177600000},"content-version":"vor","delay-in-days":6770,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Trans Emerging Tel Tech"],"published-print":{"date-parts":[[1990,3]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>The evolution of integrated circuit has been characterized in the past three decades by an exponential growth, both in performances and in circuit complexity, and it is showing no sign of slowing down. Several families of technologies have contributed to this explosive development: bipolar, GaAs and MOS, but only the last one has emerged as suitable for VLSI. However, each of the three has found its special field of application and is bringing its contribute to the total growth of circuit integration. It is very likely that all three shall coexist also in the next future, and will benefit from a mutual exchange of basic techniques. CMOS however will remain the main technology for VLSI, due to low power dissipation, flexibility and relatively low complexity. The critical issues which could hinder the further development of CMOS technology in the submicron range are essentially related to reliability, due to the increase in electric field and power density. The proposed solutions will probably imply new standards in supply voltages and slow down the progress in device speed.<\/jats:p>","DOI":"10.1002\/ett.4460010209","type":"journal-article","created":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T12:56:19Z","timestamp":1221224179000},"page":"129-136","source":"Crossref","is-referenced-by-count":0,"title":["VLSI technologies: High performers and workhorses"],"prefix":"10.1002","volume":"1","author":[{"given":"Livio","family":"Baldi","sequence":"first","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2008,9,12]]},"reference":[{"unstructured":"G. E.Moore:Progress in digital integrated electronics. In: Tech. Digest of 1975 Int. Electron Devices Meet. 1975 p.11.","key":"e_1_2_1_2_2"},{"doi-asserted-by":"crossref","unstructured":"M.Inoue H.Kotani T.Yamada H.Yamauchi A.Fujiwara J.Matsushima H.Akamatsu M.Fukumoto M.Kubota I.Nakao N.Aoi G.Fuse S.Ogawa S.Odanaka A.Ueno H.Yamamoro:A 16 Mbit DRAM with an open bit\u2010 line architecture. In: Digest of Techn. Papers of ISSCC 1988 1988 p.246.","key":"e_1_2_1_3_2","DOI":"10.1109\/ISSCC.1988.663712"},{"doi-asserted-by":"crossref","unstructured":"S.Watanabe Y.Itoh K.Sakui K.Numata Y.Oowaki T.Fuse T.Kobayashi K.Tsuchida M.Chiba T.Hara M.Ohta F.Horiguchi K.Ohuci F.Masuoka:An experimental 16 Mbit CMOS DRAM chip with a 100 MHz serial read\/write mode. In: Digest of Techn. Papers of ISSCC 1988","key":"e_1_2_1_4_2","DOI":"10.1109\/ISSCC.1988.663713"},{"doi-asserted-by":"crossref","unstructured":"M.Aoki Y.Nakagome M.Horiguchi H.Tanaka S.Ikenaga J.Etoh Y.Kawamoto S.Kimura E.Takeda H.Sunami K.Itoh:An experimental 16 Mbit DRAM with transposed dataline structure. In: Digest of Techn. Papers of ISSCC 1988","key":"e_1_2_1_5_2","DOI":"10.1109\/ISSCC.1988.663714"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_2","DOI":"10.1109\/T-ED.1976.18467"},{"doi-asserted-by":"crossref","unstructured":"W. M.Regitz J.Karp:A three transistor cell 1024 bit. 500 ns MOS RAM. In: Digest of Techn. Papers of ISSCC 1970 1970 p.42.","key":"e_1_2_1_7_2","DOI":"10.1109\/ISSCC.1970.1154796"},{"key":"e_1_2_1_8_2","first-page":"118","article-title":"Local oxidation of silicon and its application in semiconductor industry","volume":"25","author":"Appels J. A.","year":"1970","journal-title":"Philips Res. Rep"},{"doi-asserted-by":"crossref","unstructured":"M.Ino kl.Togashi S.Horiguchi M.Hirayama H.Kataoka:A. GaAs MESFET macrocell array. In: Digest of Techn. Papers of ISSCC 1989 1989 p.188.","key":"e_1_2_1_9_2","DOI":"10.1109\/ISSCC.1989.48254"},{"doi-asserted-by":"crossref","unstructured":"A.Cho:An overview of epitaxial GaAs on Si technology. In: Techn. Digest. of 1987 Int. Electron Devices Meet. 1987 p.10.","key":"e_1_2_1_10_2","DOI":"10.1109\/IEDM.1987.191588"},{"doi-asserted-by":"crossref","unstructured":"H.Sato T.Nishimura M.Tatsuki A.Ohba S.Hine K.Sakaue Y.Kuramitsu:A 209k\u2010tronsistor ECL gate array with RAM. In: Digest of Techn. Papers of ISSCC 1989 1989 p.184.","key":"e_1_2_1_11_2","DOI":"10.1109\/JSSC.1989.572595"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_2","DOI":"10.1109\/JSSC.1974.1050511"},{"doi-asserted-by":"crossref","unstructured":"F. A.Vollenbroek M. J. H. J.Geomini:Optical lithography for half\u2010micron and sub half\u2010micron resolution. In: Proceedings of SPIE 1988 Santa Clara vol. 920 1988 p.107.","key":"e_1_2_1_13_2","DOI":"10.1117\/12.968343"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_2","DOI":"10.1109\/T-ED.1980.20040"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_2","DOI":"10.1109\/JSSC.1985.1052281"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_2","DOI":"10.1063\/1.91508"},{"unstructured":"K.Hoshino Y.Sato H.Tsuchikawa:Ext. Abst. of the 47th Fall Meeting. Jpn. Soc. of Appl. Phys. 1986 30p\u2013N\u201012.","key":"e_1_2_1_17_2"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_2","DOI":"10.1109\/T-ED.1980.20049"},{"doi-asserted-by":"crossref","unstructured":"T.Shibata K.Hieda M.Sato M.Konaka R. L. M.Dang H.Lizuka:An optimally designed process for submicron MOSFET'sIn; Techn. Digest of 1981 Intern Electron Devices Meet. Washington 1981. p.647.","key":"e_1_2_1_19_2","DOI":"10.1109\/IEDM.1981.190170"},{"unstructured":"J.Haisrna:SOI technologies: their past present and future. In: Proceedings of ESSDERC 1988 Montpellier 1988 p.C4\u20133.","key":"e_1_2_1_20_2"},{"unstructured":"M.Yoshimi M.Takahashi S.Kambayahsi M.Kemmochi T.Wada K.Natori:Analysis of drain breakdown and evaluation of operation speed in ultra\u2010thin SOI MOSFETs. In: Tech. Dig. of 1989 Symp. on VLSI Techn. Kyoto 1988 p.15.","key":"e_1_2_1_21_2"},{"unstructured":"G. A.Sai\u2010Halasz:Processing and characterization of ultrasmall silicon devices. In. Proceedings of ESSDERC 1987 Bologna 1987 p.71.","key":"e_1_2_1_22_2"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_2","DOI":"10.1109\/T-ED.1977.18712"},{"unstructured":"Y.Okazaki T.Kobayashi M.Miyake T.Matsuda K.Sakuma Y.Kawai M.Takahashi:A high performance 0.22 \u03bcm gate CMOS technology. In: Tech. Dig. of 1989 Syrnp. on VLSI Techn. Kyoto 1989 p.13.","key":"e_1_2_1_24_2"}],"container-title":["European Transactions on Telecommunications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fett.4460010209","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/ett.4460010209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T22:33:47Z","timestamp":1738362827000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/ett.4460010209"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,3]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1990,3]]}},"alternative-id":["10.1002\/ett.4460010209"],"URL":"https:\/\/doi.org\/10.1002\/ett.4460010209","archive":["Portico"],"relation":{},"ISSN":["1124-318X","1541-8251"],"issn-type":[{"type":"print","value":"1124-318X"},{"type":"electronic","value":"1541-8251"}],"subject":[],"published":{"date-parts":[[1990,3]]}}}