{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T05:30:52Z","timestamp":1738387852268,"version":"3.35.0"},"reference-count":50,"publisher":"Wiley","issue":"3","license":[{"start":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T00:00:00Z","timestamp":1221177600000},"content-version":"vor","delay-in-days":6709,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Trans Emerging Tel Tech"],"published-print":{"date-parts":[[1990,5]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Due to the increasingly critical role played by yield performance in VLSI device market competition, the development of yield models for product design and production control and improvement is nowadays a very active field of research and development. The overall manufacturing yield can be decomposed in several yield contributions related to different phases of the production process or to different degradation mechanisms. Defect yield losses are related to local device deformations usually due to spot defects and particles. Parametric yield losses are linked 10 global device deformations related to limited control on process conditions. In the paper several state\u2010of\u2010the\u2010art modeling approaches to these yield terms will be presented. Moreover, the issue of yield control and monitoring for each of these loss contributions will be reviewed.<\/jats:p>","DOI":"10.1002\/ett.4460010315","type":"journal-article","created":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T13:06:24Z","timestamp":1221224784000},"page":"327-336","source":"Crossref","is-referenced-by-count":0,"title":["Modeling and control of VLSI circuit yield"],"prefix":"10.1002","volume":"1","author":[{"given":"Renzo","family":"Traversini","sequence":"first","affiliation":[]},{"given":"Aurelio De","family":"Lisio","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Barbuscia","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2008,9,12]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_2_2","DOI":"10.1109\/TCAD.1986.1270182"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_2","DOI":"10.1109\/66.4375"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_2","DOI":"10.1109\/66.4376"},{"unstructured":"W.Maly S. E.Naik:Process monitoring oriented IC testing. Internal Report Dept. of Electrical and Computer Engineering Carnegie\u2010Mellon University 1989.","key":"e_1_2_1_5_2"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_2","DOI":"10.1109\/TCAD.1985.1270112"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_2","DOI":"10.1109\/TCAD.1986.1270181"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_2","DOI":"10.1109\/TCAD.1986.1270222"},{"unstructured":"Ihano Chen A. J.Strojwas:Realistic yield simulation for IC structural failures. Proceedings ICCAD 1986 p.220\u2013223.","key":"e_1_2_1_9_2"},{"doi-asserted-by":"crossref","unstructured":"C. H.Stapper F. M.Armstrong K.Saji:Integrated circuit yield statistics. Proceeding of the IEEE. vol. 71 n. 4 April1983. p.453\u2013470.","key":"e_1_2_1_10_2","DOI":"10.1109\/PROC.1983.12619"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_2","DOI":"10.1109\/T-ED.1972.17396"},{"doi-asserted-by":"crossref","unstructured":"C. H.Stapper:Defect density distribution for LSI yield calculations. IEEE Trans. Electron Devices July1973 p.655\u2013657.","key":"e_1_2_1_12_2","DOI":"10.1109\/T-ED.1973.17719"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_2","DOI":"10.1109\/JSSC.1974.1050475"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_2","DOI":"10.1109\/JSSC.1975.1050599"},{"doi-asserted-by":"crossref","unstructured":"C. H.Stapper:LSI yield modeling and process monitoring. IBM J. Res. Develop May1976 p.228\u2013234.","key":"e_1_2_1_15_2","DOI":"10.1147\/rd.203.0228"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_2","DOI":"10.1016\/0038-1101(79)90114-X"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_2","DOI":"10.1016\/0038-1101(81)90006-X"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_2","DOI":"10.1016\/0038-1101(82)90161-7"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_2","DOI":"10.1147\/rd.276.0549"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_2","DOI":"10.1147\/rd.285.0636"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_2","DOI":"10.1147\/rd.291.0087"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_2","DOI":"10.1147\/rd.303.0326"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_2","DOI":"10.1147\/rd.316.0641"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_2","DOI":"10.1109\/JSSC.1985.1052403"},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_2","DOI":"10.1109\/JSSC.1985.1052404"},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_2","DOI":"10.1109\/T-ED.1985.22187"},{"doi-asserted-by":"publisher","key":"e_1_2_1_27_2","DOI":"10.1109\/66.4374"},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_2","DOI":"10.1109\/16.2435"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_2","DOI":"10.1109\/TCAD.1986.1270225"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_2","DOI":"10.1007\/978-1-4757-1931-4"},{"doi-asserted-by":"crossref","unstructured":"D. P.Kennedy:Monte Carlo analysis of transistor diffusion techniques. IBM J. Res. Develop. October1961 p.331\u2013334.","key":"e_1_2_1_31_2","DOI":"10.1147\/rd.54.0331"},{"doi-asserted-by":"crossref","unstructured":"D. P.Kennedy P. C.Murley R. R.O'Brien:A statistical approach to the design of diffused junction transistors. IBM J. Res. Develop. November1964 p.482\u2013495.","key":"e_1_2_1_32_2","DOI":"10.1147\/rd.85.0482"},{"key":"e_1_2_1_33_2","first-page":"955","article-title":"Simulation of FET device parameters for LSI manufacturing","volume":"77","author":"Stapper C. H.","year":"1977","journal-title":"Semiconductor Silicon 1977n"},{"doi-asserted-by":"publisher","key":"e_1_2_1_34_2","DOI":"10.1109\/TCAD.1982.1270003"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_2","DOI":"10.1109\/TCAD.1984.1270055"},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_2","DOI":"10.1109\/TCAD.1986.1270178"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_2","DOI":"10.1109\/TCAD.1986.1270180"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_2","DOI":"10.1109\/TCAD.1986.1270172"},{"doi-asserted-by":"publisher","key":"e_1_2_1_39_2","DOI":"10.1147\/rd.272.0149"},{"volume-title":"Empirical model\u2010building and response surfaces","year":"1982","author":"Box G. E. P.","key":"e_1_2_1_40_2"},{"doi-asserted-by":"crossref","unstructured":"K. K.Low S. W.Director:An efficient macromodeling approach for statistical IC Process design. Proceedings ICCAD\u201088 November1988 p.16\u201319.","key":"e_1_2_1_41_2","DOI":"10.1109\/ICCAD.1988.122453"},{"unstructured":"R.Penning de Vries:Control charts in IC manufacturing: selection of subgroups. SEMICON Europa 88 Technical Proceedings.","key":"e_1_2_1_42_2"},{"doi-asserted-by":"publisher","key":"e_1_2_1_43_2","DOI":"10.1109\/TCAD.1985.1270100"},{"doi-asserted-by":"crossref","unstructured":"J. P.Shen W.Maly F. J.Ferguson:Inductive fault analysis of MOS integrated circuits. IEEE Design & Test. December1985 p.13\u201326.","key":"e_1_2_1_44_2","DOI":"10.1109\/MDT.1985.294793"},{"doi-asserted-by":"crossref","unstructured":"P.Odryna A. I.Srrojwas:PROD: A VLSI fault diagnosis system. IEEE Design & Test December1985 p.27\u201335.","key":"e_1_2_1_45_2","DOI":"10.1109\/MDT.1985.294794"},{"unstructured":"G.Dickerson R.Estrada:Defect inspection strategies utilized in semiconductor manufacturing. 9th ICCCS Proceedings 1988 Institute Of Environmental Sciences 1988 p.684\u2013691.","key":"e_1_2_1_46_2"},{"unstructured":"J. S.Batchelder:Surface contamination inspection techniques. 9th ICCCS Proceedings 1988 Institute Of Environmental Sciences 1988 p.679\u2013683.","key":"e_1_2_1_47_2"},{"doi-asserted-by":"crossref","unstructured":"W. C.Teutsch D. C.Drain:A strategy for combining electrical defect monitors with automatic visual inspection systems to oprimize defect defection and classification. SPIE 1989 Symposium.","key":"e_1_2_1_48_2","DOI":"10.1117\/12.953092"},{"unstructured":"A.De Lisio R.Traversini G.Barbuscia:EWMA control charts for defect monitoring. Proceedings SEMI STEP Europe Conference on Defect Control and Related Yield Management (Bruxellea October 27\u201328 1988) p.156\u2013162.","key":"e_1_2_1_49_2"},{"unstructured":"S. M.Ashkenaz:Defect management through SPC and spatial analysis. Proceedings SEMI STEP Europe Conference on Defect Control and Related Yield Management (Bruxelles October 27\u201328 1988) p.146\u2013153.","key":"e_1_2_1_50_2"},{"unstructured":"R.Traversini A.De Lisio M.Tosi G.Barbuscia:Statistical detectives control for VLSI devices. Proceedings ESSDERC 87 \u2010 17th European Solid State Device Research Conference (Bologna September 14\u201317 1987) p.927\u2013930.","key":"e_1_2_1_51_2"}],"container-title":["European Transactions on Telecommunications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fett.4460010315","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/ett.4460010315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T22:34:14Z","timestamp":1738362854000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/ett.4460010315"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,5]]},"references-count":50,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1990,5]]}},"alternative-id":["10.1002\/ett.4460010315"],"URL":"https:\/\/doi.org\/10.1002\/ett.4460010315","archive":["Portico"],"relation":{},"ISSN":["1124-318X","1541-8251"],"issn-type":[{"type":"print","value":"1124-318X"},{"type":"electronic","value":"1541-8251"}],"subject":[],"published":{"date-parts":[[1990,5]]}}}