{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T04:58:19Z","timestamp":1698037099733},"reference-count":76,"publisher":"Wiley","issue":"3","license":[{"start":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T00:00:00Z","timestamp":1221177600000},"content-version":"vor","delay-in-days":6709,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Trans Emerging Tel Tech"],"published-print":{"date-parts":[[1990,5]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>In CMOS technologies, rapidly becoming the most important ones for VLSI microelectronics, the inherent phenomenon of latch\u2010up, represents one of the most serious limitations for further dimension scaling in the deep sub\u2010micron range. For this reason latch\u2010up has attracted a lot of attention in the last decade and a deep understanding of its essential features has been achieved, although a few specific problems are still to be satisfactorily solved.<\/jats:p>","DOI":"10.1002\/ett.4460010316","type":"journal-article","created":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T13:05:22Z","timestamp":1221224722000},"page":"337-349","source":"Crossref","is-referenced-by-count":1,"title":["Latch\u2010up in CMOS circuits: A review"],"prefix":"10.1002","volume":"1","author":[{"given":"Enrico","family":"Sangiorgi","sequence":"first","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2008,9,12]]},"reference":[{"key":"e_1_2_1_2_2","unstructured":"D.Estreich:The physics and modeling of larch\u2010up and CMOS integrated circuits. Stanford Tech. Rep. n. G\u2010201\u20139 1980."},{"key":"e_1_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-1887-4"},{"key":"e_1_2_1_4_2","doi-asserted-by":"crossref","unstructured":"R. R.Troutman:Recent developments in CMOS latchup 1984 IEDM Technical Digest p.296.","DOI":"10.1109\/IEDM.1984.190706"},{"key":"e_1_2_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1964.15352"},{"key":"e_1_2_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22248"},{"key":"e_1_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1987.23000"},{"key":"e_1_2_1_8_2","doi-asserted-by":"crossref","unstructured":"Y.Taur W. H.Chang R. H.Dennard:Characterization and modeling of a latchup\u2010free I \u2013\u03bcmCMOS technology 1984 IEDM Technical Digest p.398.","DOI":"10.1109\/IEDM.1984.190734"},{"key":"e_1_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1984.21474"},{"key":"e_1_2_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1979.4330274"},{"key":"e_1_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1984.21484"},{"key":"e_1_2_1_12_2","doi-asserted-by":"crossref","unstructured":"J. E.Hall J. A.Seitchick L. A'.Arledge P.Yang P. K.Fung:Analysis of latchup susceptibility in CMOS circuits. 1984 IEDM Technical Digest p.292.","DOI":"10.1109\/IEDM.1984.190705"},{"key":"e_1_2_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1973.4327410"},{"key":"e_1_2_1_14_2","doi-asserted-by":"crossref","unstructured":"Y.Niitsu H.Nihira K.Kanzaki S.Kohyama:Resistance modulation effect due to current injection and CMOS latchup. 1983 IEDM Technical Digest p.164.","DOI":"10.1109\/IEDM.1983.190467"},{"key":"e_1_2_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1985.26141"},{"key":"e_1_2_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1986.22600"},{"key":"e_1_2_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1987.26586"},{"key":"e_1_2_1_18_2","unstructured":"G. J.Hu M. R.Pinto S.Kordic:Two\u2010dimensional simulation of latch\u2010up in CMOS structure. Paper VA\u20105. 40th Device Research Conf. Colorado State Univ. Ft. Collins Colo. 1982."},{"key":"e_1_2_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1985.26057"},{"key":"e_1_2_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22120"},{"key":"e_1_2_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/16.7402"},{"key":"e_1_2_1_22_2","first-page":"1985","article-title":"Iterative methods in semiconductor device simulation","volume":"32","author":"Rafferty C. S.","year":"1918","journal-title":"IEEE Trans. Electron Devices"},{"key":"e_1_2_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.3162"},{"key":"e_1_2_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1984.25922"},{"key":"e_1_2_1_25_2","doi-asserted-by":"crossref","unstructured":"M. P.Lepselter S. M.Sze:SB\u2010IGFET: An insulated gate field\u2010effect transistor using Schottky\u2010barrier contacts for source and drain. Proc. IEEE 1968 p.1400.","DOI":"10.1109\/PROC.1968.6618"},{"key":"e_1_2_1_26_2","doi-asserted-by":"crossref","unstructured":"M.Sugino L. A.Akers M. E.Rebeschini:CMOS latch\u2010up elimination using Schottky barrier PMOS. 1982 IEDM Technical Digest. p.462.","DOI":"10.1109\/IEDM.1982.190325"},{"key":"e_1_2_1_27_2","doi-asserted-by":"crossref","unstructured":"C. J.Koeneke W. T.Lynch:Lightly doped Schottky MOSFETS. 1982 IEDM Technical Digest p.466.","DOI":"10.1109\/IEDM.1982.190326"},{"key":"e_1_2_1_28_2","doi-asserted-by":"crossref","unstructured":"C. J.Koeneke S. M.Sze R. M.Leven E.Kinsbron:Schottky MOSFET for VLSI. 1981 IEDM Technical Digest p.367.","DOI":"10.1109\/IEDM.1981.190089"},{"key":"e_1_2_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.21929"},{"key":"e_1_2_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/55.17827"},{"key":"e_1_2_1_31_2","volume-title":"Semiconductor power devices","author":"Ghandhi S. K.","year":"1971"},{"key":"e_1_2_1_32_2","doi-asserted-by":"crossref","unstructured":"A. G.Lewis R. A.Martin T. Y.Huang J. Y.Chen:Three\u2010dimensional effects in CMOS latch\u2010up.1986 IEDM Technical Digest p.248.","DOI":"10.1109\/IEDM.1986.191161"},{"key":"e_1_2_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1987.26585"},{"key":"e_1_2_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/55.694"},{"key":"e_1_2_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1984.21522"},{"key":"e_1_2_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/16.34230"},{"key":"e_1_2_1_37_2","unstructured":"J. H.Chern J. T.Maeda L. A.Arledge P.Yang:SIERRA: a 30 device simulator for reliability modeling. To be published."},{"key":"e_1_2_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21091"},{"key":"e_1_2_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22006"},{"key":"e_1_2_1_40_2","unstructured":"R. D.Rung H.Momose:Improved modeling of CMOS lotchup and VLSI implications. Digest of 1982 Symposium on VLSI technology 1982 p.52."},{"key":"e_1_2_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21426"},{"key":"e_1_2_1_42_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830517"},{"key":"e_1_2_1_43_2","doi-asserted-by":"crossref","unstructured":"G.Goto H.Takahashi T.Nakamura:Latch\u2010up immunity against noise pulses in a CMOS double well structure. 1983 IEDM Technical Digest p.168.","DOI":"10.1109\/IEDM.1983.190468"},{"key":"e_1_2_1_44_2","doi-asserted-by":"crossref","unstructured":"E.Hamdy A.Mohsen:Characterization and modeling of transient latch\u2010up in CHMOS technology. 1983 IEDM Technical Digest p.172.","DOI":"10.1109\/IEDM.1983.190469"},{"key":"e_1_2_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1986.26281"},{"key":"e_1_2_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1987.23083"},{"key":"e_1_2_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052494"},{"key":"e_1_2_1_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052672"},{"key":"e_1_2_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/16.299680"},{"key":"e_1_2_1_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.1027"},{"key":"e_1_2_1_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1982.20698"},{"key":"e_1_2_1_52_2","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1109\/T-ED.1968.16506","article-title":"The temperature dependence of ideal gain in double diffused silicon transistors","volume":"15","author":"Iiauffamn W. L.","year":"1968","journal-title":"IEEE Trans. Electron Devices"},{"key":"e_1_2_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1976.18582"},{"key":"e_1_2_1_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1984.25825"},{"key":"e_1_2_1_55_2","doi-asserted-by":"crossref","unstructured":"D.Takacs J.Harter E. P.Jacobs C.Werner U.Schawe J.Winnerl E.Lange:Comparison of latch\u2010up in p\u2010 and n\u2010well CMOS circuits. 1983 IEDM Technical Digest p.159.","DOI":"10.1109\/IEDM.1983.190466"},{"key":"e_1_2_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25794"},{"key":"e_1_2_1_57_2","doi-asserted-by":"crossref","unstructured":"R. S.Payne W. R.Grant W. J.Bertram:Elimination of latch\u2010up in bulk CMOS. 1980 IEDM Technical Digest p.248.","DOI":"10.1109\/IEDM.1980.189806"},{"key":"e_1_2_1_58_2","doi-asserted-by":"crossref","unstructured":"D. B.Estreich A.Ochoa Jr. R. W.Dutton:An analysis of latch\u2010up prevention in CMOS IC'S using an epitaxial buried layer process. 1978 IEDM Technical Digest p.230.","DOI":"10.1109\/IEDM.1978.189394"},{"key":"e_1_2_1_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1270006"},{"key":"e_1_2_1_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1980.4331097"},{"key":"e_1_2_1_61_2","doi-asserted-by":"crossref","unstructured":"C. C.Huang M. D.Hartranft N. F.Pu C.Yue C.Rahn J.Schrankler G. D.Kirchner F. L.Hampton T. E.Hendrickson:Characterization of CMOS latch\u2010up.1982 IEDM Technical Digest p.454.","DOI":"10.1109\/IEDM.1982.190323"},{"key":"e_1_2_1_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21308"},{"key":"e_1_2_1_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1984.25891"},{"key":"e_1_2_1_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052284"},{"key":"e_1_2_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1984.21503"},{"key":"e_1_2_1_66_2","doi-asserted-by":"crossref","unstructured":"L. C.Parrillo R. S.Payne R. E.Davis G. W.Reutlinger R. L.Field:Twin\u2010tub CMOS\u2010 A technology for VLSI circuits. 1980 IEDM Technical Digest p.752.","DOI":"10.1109\/IEDM.1980.189946"},{"key":"e_1_2_1_67_2","doi-asserted-by":"crossref","unstructured":"T.Yamaguchi S.Morimoto G. H.Kawamoto H. K.Park G. C.Eiden:High\u2010speed latch\u2010up free 0.5\u2013\u03bcm\u2010channel CMOS using self\u2010aligned TiSi2and deep trench isolation technologies. 1983 IEDM Technical Digest p.522.","DOI":"10.1109\/IEDM.1983.190558"},{"key":"e_1_2_1_68_2","doi-asserted-by":"publisher","DOI":"10.1063\/1.95470"},{"key":"e_1_2_1_69_2","doi-asserted-by":"crossref","unstructured":"K. W.Terrill P. F.Byrne H. P.Zappe N. W.Cheung C.Hu:A new method for preventing CMOS latch\u2010up. 1984 IEDM Technical Digest p.406.","DOI":"10.1109\/IEDM.1984.190736"},{"key":"e_1_2_1_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1981.20498"},{"key":"e_1_2_1_71_2","first-page":"1976","article-title":"Prevention of CMOS larch\u2010up in MOS integrated circuits","volume":"23","author":"Dawes W. R.","year":"2027","journal-title":"IEEE Trans. Nuclear Science"},{"key":"e_1_2_1_72_2","doi-asserted-by":"crossref","unstructured":"M. P.Lepselter A. U.MacRae R. W.MacDonald:SB\u2010ICFET II: An ion implanted ICFET using Schottky barriers. Proc. IEEE 1969 p.812.","DOI":"10.1109\/PROC.1969.7089"},{"key":"e_1_2_1_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21083"},{"key":"e_1_2_1_74_2","unstructured":"J.Lebowitz S. J.Hillenius R.Liu W. T.Lynch:Latch\u2010up suppression in silicided source\/ drain\/gate CMOS by formation of modvied Schottky p\u2010channels. 1988 Symposium on VLSI Technology Digest of Technical Papers 1988 p.53."},{"key":"e_1_2_1_75_2","doi-asserted-by":"crossref","unstructured":"R. D.Rung H.Momose Y.Nagakubo:Deep trench isolated CMOS devices. 1982 IEDM Technical Digest p.237.","DOI":"10.1109\/IEDM.1982.190261"},{"key":"e_1_2_1_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22049"},{"key":"e_1_2_1_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25742"}],"container-title":["European Transactions on Telecommunications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fett.4460010316","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/ett.4460010316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,22]],"date-time":"2023-10-22T13:28:05Z","timestamp":1697981285000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/ett.4460010316"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,5]]},"references-count":76,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1990,5]]}},"alternative-id":["10.1002\/ett.4460010316"],"URL":"https:\/\/doi.org\/10.1002\/ett.4460010316","archive":["Portico"],"relation":{},"ISSN":["1124-318X","1541-8251"],"issn-type":[{"value":"1124-318X","type":"print"},{"value":"1541-8251","type":"electronic"}],"subject":[],"published":{"date-parts":[[1990,5]]}}}