{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T13:27:15Z","timestamp":1754486835338},"reference-count":12,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T00:00:00Z","timestamp":1160524800000},"content-version":"vor","delay-in-days":5762,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Networks"],"published-print":{"date-parts":[[1991,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Manufacturers often use digital waveforms to specify critical device timing. In this paper, we study two problems related to the use of such specifications. First, we are interested in verifying that the timing information is consistent to begin with. Second, given waveform specifications of two devices that are to be linked, we wish to know whether one satisfies the other's timing requirements. We construct a model of the timing information conveyed by the waveform convention and show how both problems can be solved efficiently with optimization techniques. To illustrate our arguments, we compare the write\u2010cycle timing of a typical CPU with that of a RAM device.<\/jats:p>","DOI":"10.1002\/net.3230210107","type":"journal-article","created":{"date-parts":[[2007,5,12]],"date-time":"2007-05-12T10:21:05Z","timestamp":1178965265000},"page":"91-107","source":"Crossref","is-referenced-by-count":22,"title":["Consistency and satisfiability of waveform timing specifications"],"prefix":"10.1002","volume":"21","author":[{"given":"J. A.","family":"Brzozowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Gahlinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Mavaddat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2006,10,11]]},"reference":[{"key":"e_1_2_1_2_2","unstructured":"G.Borriello A new interface specification methodology and its application to transducer synthesis. Ph.D. Thesis Computer Science Division EECS University of California Berkeley (May 1988)."},{"key":"e_1_2_1_3_2","doi-asserted-by":"crossref","unstructured":"R. B.Hitchcock Timing verification and the timing analysis program.19th Design Automation Conference IEEE(1982)594\u2013604.","DOI":"10.1109\/DAC.1982.1585558"},{"key":"e_1_2_1_4_2","unstructured":"Motorola Inc. 8\u2010Bit Microprocessor and Peripheral Data(1983)."},{"key":"e_1_2_1_5_2","unstructured":"C.PapadimitriouandK.Steiglitz Combinatorial Optimization: Algorithms and Complexity. Prentice\u2010Hall Englewood Cliffs NJ (1982)."},{"key":"e_1_2_1_6_2","first-page":"152","article-title":"Interfacing fundamentals: Timing diagram conventions","author":"Rony P.","year":"1980","journal-title":"Comput. Design"},{"key":"e_1_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1985-6_5"},{"key":"e_1_2_1_8_2","first-page":"82","article-title":"Making sense out of delay specs in semiconductor memories","author":"Springer J.","year":"1971","journal-title":"Electronics"},{"key":"e_1_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970265"},{"key":"e_1_2_1_10_2","unstructured":"Toshiba Inc. MOS Memory Products Databook 82\u201383(1984)."},{"key":"e_1_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676679"},{"key":"e_1_2_1_12_2","volume-title":"Logic Circuits and Microcomputer Systems","author":"Wiatrowski C.","year":"1980"},{"key":"e_1_2_1_13_2","unstructured":"Zilog Inc. 1982\/ 1983 Data Book(1983)."}],"container-title":["Networks"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fnet.3230210107","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/net.3230210107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T00:55:45Z","timestamp":1698022545000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/net.3230210107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,1]]},"references-count":12,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,1]]}},"alternative-id":["10.1002\/net.3230210107"],"URL":"https:\/\/doi.org\/10.1002\/net.3230210107","archive":["Portico"],"relation":{},"ISSN":["0028-3045","1097-0037"],"issn-type":[{"value":"0028-3045","type":"print"},{"value":"1097-0037","type":"electronic"}],"subject":[],"published":{"date-parts":[[1991,1]]}}}