{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T06:41:25Z","timestamp":1698043285898},"reference-count":15,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2007,3,21]],"date-time":"2007-03-21T00:00:00Z","timestamp":1174435200000},"content-version":"vor","delay-in-days":7019,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Systems &amp;amp; Computers in Japan"],"published-print":{"date-parts":[[1988,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Fault\u2010tolerant designs which incorporate redundancy to improve the yields of VLSI chips are well known. In such designs flaws in a chip are excluded by reconfiguration. This paper discusses the reconfiguration problem of a rectangular systolic array: Given a rectangular systolic array, construct a flawless array of maximum size. Three levels of constraints on reconfiguration are considered, and for each constraint the problem is proved to be NP\u2010complete and an approximation algorithm is proposed.<\/jats:p>","DOI":"10.1002\/scj.4690190108","type":"journal-article","created":{"date-parts":[[2007,7,7]],"date-time":"2007-07-07T14:21:10Z","timestamp":1183818070000},"page":"79-89","source":"Crossref","is-referenced-by-count":1,"title":["Reconfiguration of a fault\u2010tolerant rectangular systolic array"],"prefix":"10.1002","volume":"19","author":[{"given":"Yoshinao","family":"Suzuki","sequence":"first","affiliation":[]},{"given":"Tomio","family":"Hirata","sequence":"additional","affiliation":[]},{"given":"Masaharu","family":"Imai","sequence":"additional","affiliation":[]},{"given":"Masafumi","family":"Yamashita","sequence":"additional","affiliation":[]},{"given":"Toshihide","family":"Ibaraki","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2007,3,21]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051050"},{"key":"e_1_2_1_3_2","unstructured":"R. A.Evans. A self\u2010organizing fault\u2010tolerant 2\u2010dimensional array Proc. of the IFIP Int. Conf. on VLSI pp.223\u2013242(1985)."},{"key":"e_1_2_1_4_2","volume-title":"Graph Algorithms","author":"Even S.","year":"1979"},{"key":"e_1_2_1_5_2","doi-asserted-by":"crossref","unstructured":"A. L.Fisher H. T.Kung L. M.MonierandY.Dohi. Architecture of the PSC: A programmable systolic chip Proc. of the 10th Ann. Int. Sym. on Comp. Architecture pp.48\u201353(1983).","DOI":"10.1145\/1067651.801637"},{"key":"e_1_2_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676536"},{"key":"e_1_2_1_7_2","doi-asserted-by":"crossref","unstructured":"D.FussellandP.Varnam. Fault\u2010tolerant wafer\u2010scale architectures for VLSI I.E.E.E. Proc. 9th Int. Symp. on Comp. Architecture pp.190\u2013198(1982).","DOI":"10.1145\/1067649.801727"},{"key":"e_1_2_1_8_2","volume-title":"Computers and Intractability: A Guide to the Theory of NP\u2010Completeness","author":"Garey M. R.","year":"1979"},{"key":"e_1_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/1634.2377"},{"key":"e_1_2_1_10_2","doi-asserted-by":"publisher","DOI":"10.21236\/AD0705364"},{"key":"e_1_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1137\/0202019"},{"key":"e_1_2_1_12_2","unstructured":"I.Koren. A reconfigurable and fault\u2010tolerant VLSI multiprocessor array I.E.E.E. Proc. of the 8th Ann. Symp. on Comp. Architecture pp.425\u2013442(1981)."},{"key":"e_1_2_1_13_2","unstructured":"H. T.KungandM. S.Lam. Fault\u2010tolerance and two\u2010level pipelining in VLSI systolic arrays Proc. of the conf. on advanced research in VLSI MIT (1984)."},{"key":"e_1_2_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676584"},{"issue":"1","key":"e_1_2_1_15_2","first-page":"41","article-title":"Optimizing synchronous systems","volume":"1","author":"Leiserson C. E.","year":"1983","journal-title":"J. VLSI and Comp. Systems"},{"key":"e_1_2_1_16_2","volume-title":"Introduction to VLSI Systems","author":"Mead C.","year":"1980"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fscj.4690190108","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/scj.4690190108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,22]],"date-time":"2023-10-22T08:12:03Z","timestamp":1697962323000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/scj.4690190108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,1]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1988,1]]}},"alternative-id":["10.1002\/scj.4690190108"],"URL":"https:\/\/doi.org\/10.1002\/scj.4690190108","archive":["Portico"],"relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"value":"0882-1666","type":"print"},{"value":"1520-684X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1988,1]]}}}