{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T05:21:32Z","timestamp":1698124892561},"reference-count":11,"publisher":"Wiley","issue":"14","license":[{"start":{"date-parts":[[2007,3,21]],"date-time":"2007-03-21T00:00:00Z","timestamp":1174435200000},"content-version":"vor","delay-in-days":5558,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Systems &amp; Computers in Japan"],"published-print":{"date-parts":[[1992,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>The authors have already proposed the multiple instruction\u2010stream execution system by a function\u2010partitioned superscalar processor, for extracting the fine\u2010grain parallelism. In the proposed system, the processor is divided into a number of heterogeneous processing units and the instruction stream is given separately to the processing units. The processing units communicate the tokens (control pulses) at a higher speed to control the execution of instruction according to the precedence relations among the instructions.<\/jats:p><jats:p>This paper considers the prototype model based on three kinds of machine instructions and evaluates the fundamental performances of the proposed execution scheme by simulation. Especially, the following items are examined: (1) load distribution by three kinds of instructions, (2) extracted parallelism and execution time of the program, (3) effect of token communication time and the effect of overlapped execution of token transmission\/reception instructions, and (4) effect of access time of memory unit.<\/jats:p>","DOI":"10.1002\/scj.4690231403","type":"journal-article","created":{"date-parts":[[2007,7,7]],"date-time":"2007-07-07T22:51:33Z","timestamp":1183848693000},"page":"24-34","source":"Crossref","is-referenced-by-count":0,"title":["Performance of the PN superscalar processor as estimated by simulation"],"prefix":"10.1002","volume":"23","author":[{"given":"Takaya","family":"Arita","sequence":"first","affiliation":[]},{"given":"Hiroaki","family":"Ito","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Sowa","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2007,3,21]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"crossref","unstructured":"M. D.Smith M. S.Lam andM. A.Horowitz.Boosting Beyond Static Scheduling in a Superscalar Processor. Proceedings of the 17th Annual International Symposium on Computer Architecture pp.344\u2013354(1990).","DOI":"10.1145\/325096.325160"},{"issue":"3","key":"e_1_2_1_3_2","first-page":"280","article-title":"A multiple instruction stream execution scheme by function\u2010partitioned processors","volume":"73","author":"Sowa M.","year":"1990","journal-title":"Trans. (D\u2010I) I.E.I.C.E., Japan"},{"key":"e_1_2_1_4_2","doi-asserted-by":"crossref","unstructured":"J. A.Fisher.Very Long Instruction Word Architecture and the ELI\u2010512. Proc. of 10th International Symposium on Computer Architecture pp.140\u2013150(1983).","DOI":"10.1145\/1067651.801649"},{"key":"e_1_2_1_5_2","article-title":"Instruction set architecture suited to PN computer","volume":"89","author":"Takagi H.","year":"1989","journal-title":"Tech. Rep. I.E.I.C.E., Japan"},{"key":"e_1_2_1_6_2","volume-title":"Motorola MC68000 16\u2010bit microprocessor user's manual","year":"1980"},{"key":"e_1_2_1_7_2","unstructured":"T.Arita H.Takagi T.KawamuraandM.Sowa.Flow control schemes in PN processor. 39th Nat'l Conv. Inf. Proc. Soc. Jap. pp.1896\u20131897(1989)."},{"key":"e_1_2_1_8_2","article-title":"Branch processing in PN computer","volume":"88","author":"Kawamura T.","year":"1988","journal-title":"Tech. Rep. I.E.I.C.E., Japan"},{"key":"e_1_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.40844"},{"key":"e_1_2_1_10_2","unstructured":"H.Takagi T.Arita T.KawamuraandM.Sowa.A construction of high\u2010speed static execution order control mechanism ensuring only precedence relation of the problem. Proc. Parallel Processing Symp. JSPP'90 pp.57\u201364(1990)."},{"key":"e_1_2_1_11_2","unstructured":"A.Tazaki.A Study of PN Computer Architecture. Grad. Thesis Dept. Inf. Eng. Gumma Univ. (1987)."},{"key":"e_1_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/357401.357403"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fscj.4690231403","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/scj.4690231403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T13:33:15Z","timestamp":1698067995000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/scj.4690231403"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,1]]},"references-count":11,"journal-issue":{"issue":"14","published-print":{"date-parts":[[1992,1]]}},"alternative-id":["10.1002\/scj.4690231403"],"URL":"https:\/\/doi.org\/10.1002\/scj.4690231403","archive":["Portico"],"relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"value":"0882-1666","type":"print"},{"value":"1520-684X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1992,1]]}}}