{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,26]],"date-time":"2023-10-26T05:40:54Z","timestamp":1698298854113},"reference-count":10,"publisher":"Wiley","issue":"3","license":[{"start":{"date-parts":[[2007,3,21]],"date-time":"2007-03-21T00:00:00Z","timestamp":1174435200000},"content-version":"vor","delay-in-days":5192,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Systems &amp;amp; Computers in Japan"],"published-print":{"date-parts":[[1993,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>This paper discusses a realization of a self\u2010testing distributed arbiter for bus\u2010connected systems. One of the traditional schemes for arbitration is that each of the connected modules acknowledges when the arbitration is completed. However, there is a problem in that a dedicated software as well as a complex hardware are required, which increases the cost and affects the through\u2010put of the system.<\/jats:p><jats:p>The method proposed in this paper assigns a certain code as the module number for verification of arbitration, and detects failure by a retrial using its complement. In other words, the method aims at secure arbitration using time\u2010space redundancy, i.e., redundancy in time and redundancy in code space, and at realization by as simple a circuit as possible, with the self\u2010testing function.<\/jats:p><jats:p>It is verified from the results of simulation that all single stuck\u2010at faults can be detected for the case of 3 bits, under the assumption that all possible inputs are given before the next failure is produced. Even if not all of the inputs are given, there was no observed extraordinary operation where an incorrect module is selected. Thus, the self\u2010testing arbiter with a high speed and a simple hardware configuration can be realized.<\/jats:p>","DOI":"10.1002\/scj.4690240302","type":"journal-article","created":{"date-parts":[[2007,7,8]],"date-time":"2007-07-08T00:39:05Z","timestamp":1183855145000},"page":"13-24","source":"Crossref","is-referenced-by-count":0,"title":["Realization of a self\u2010testing bus arbiter"],"prefix":"10.1002","volume":"24","author":[{"given":"Kazuo","family":"Tokito","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takakazu","family":"Kurokawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiaki","family":"Koga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2007,3,21]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/6.29347"},{"key":"e_1_2_1_3_2","first-page":"896","volume-title":"IEEE Standard Backplane Bus Specification for Microprocessor Architecture: Futurebus","author":"ANSI\/IEEE Std.","year":"1988"},{"key":"e_1_2_1_4_2","volume-title":"Theory of Fault\u2010Tolerant System","author":"Tohma Y.","year":"1990"},{"key":"e_1_2_1_5_2","volume-title":"Fault\u2010Tolerant Computing","author":"Mukaidono M.","year":"1989"},{"key":"e_1_2_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675044"},{"issue":"2","key":"e_1_2_1_7_2","first-page":"198","article-title":"Fault\u2010tolerant circuit using ADR","volume":"66","author":"Hasegawa Y.","year":"1983","journal-title":"Trans. I.E.I.C.E., Japan"},{"key":"e_1_2_1_8_2","volume-title":"Fault\u2010detecting ability in alternate logic system","author":"Yamamoto H.","year":"1968"},{"key":"e_1_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223705"},{"issue":"12","key":"e_1_2_1_10_2","first-page":"1079","article-title":"Failsafe property of alternate logic system","volume":"54","author":"Yamamoto H.","year":"1971","journal-title":"Trans. (c) I.E.I.C.E., Japan"},{"key":"e_1_2_1_11_2","article-title":"Self\u2010testing realization of bus arbiter using ADR","volume":"90","author":"Tokito K.","year":"1990","journal-title":"Tech. Rep. I.E.I.C.E., Japan"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fscj.4690240302","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/scj.4690240302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,25]],"date-time":"2023-10-25T02:08:59Z","timestamp":1698199739000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/scj.4690240302"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,1]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,1]]}},"alternative-id":["10.1002\/scj.4690240302"],"URL":"https:\/\/doi.org\/10.1002\/scj.4690240302","archive":["Portico"],"relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"value":"0882-1666","type":"print"},{"value":"1520-684X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1993,1]]}}}