{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T20:10:15Z","timestamp":1737231015340,"version":"3.33.0"},"reference-count":14,"publisher":"Wiley","issue":"11","license":[{"start":{"date-parts":[[2007,3,21]],"date-time":"2007-03-21T00:00:00Z","timestamp":1174435200000},"content-version":"vor","delay-in-days":4827,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Systems &amp;amp; Computers in Japan"],"published-print":{"date-parts":[[1994,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>With respect to CMOS logic circuits, it is reported that a fault can occur cannot be covered by conventional classical fault model, and the current testing is considered to be interesting as a testing method to detect such a fault.<\/jats:p><jats:p>This paper proposes a fault\u2010detection method for the CMOS logic circuit which can detect the stuck\u2010at fault and the stuck\u2010open fault based on the dynamic power supply current observed when a pseudorandom pattern is applied as the input. A built\u2010in testing circuit for realizing the principle is shown. The feature of the current testing is that the fault can be detected by observing the power supply current as long as the fault in the circuit is activated, and it is not required to propagate the fault information to the output. Based on that property, a random pattern with a small test generation cost is used as the test pattern.<\/jats:p><jats:p>As the test pattern, the pseudorandom pattern is generated autonomously by utilizing the output signal of the circuit under test. The fault detection is made easier by this pattern generation since the effect of the fault on the power supply current is enhanced. In determining whether or not the power supply current is that of the normal circuit, a method based on the time\u2010course of the power supply current is used, with the power supply currents for various test patterns as the feature parameter. The proposed procedure is evaluated by a simulation, and the usefulness of the proposed method is demonstrated.<\/jats:p>","DOI":"10.1002\/scj.4690251101","type":"journal-article","created":{"date-parts":[[2007,7,8]],"date-time":"2007-07-08T01:48:22Z","timestamp":1183859302000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Built\u2010in current testing for CMOS logic circuits using random patterns"],"prefix":"10.1002","volume":"25","author":[{"given":"Hiroshi","family":"Yokoyama","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Tamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuichi","family":"Narita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2007,3,21]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"crossref","unstructured":"W.XiaoqingandK.Kinoshita.A Testable Design of Logic Circuits under Highly Observable Condition. Proc. of ITC\u201090 pp.955\u2013963(1990).","DOI":"10.1109\/TEST.1990.114116"},{"key":"e_1_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.46891"},{"issue":"5","key":"e_1_2_1_4_2","first-page":"305","article-title":"Design of testing circuit and test generation for built\u2010in current testing","volume":"75","author":"Miura Y.","year":"1992","journal-title":"Trans. (D) I.E.I.C.E., Japan"},{"issue":"7","key":"e_1_2_1_5_2","first-page":"621","article-title":"Fault detection of TTL combinational circuits based on supply current","volume":"75","author":"Hashizume M.","year":"1990","journal-title":"Trans. (D\u2010I) I.E.I.C.E., Japan"},{"key":"e_1_2_1_6_2","doi-asserted-by":"crossref","unstructured":"R.Fritzmeier J.Soden R.TreeceandC.Hawkins.Increased CMOS IC Stuck\u2010At Fault Coverage with Reduced Iddq Test Sets. Proc. of ITC\u201090 pp.427\u2013435(1990).","DOI":"10.1109\/TEST.1990.114051"},{"key":"e_1_2_1_7_2","doi-asserted-by":"crossref","unstructured":"M. J.Soden R. R.FritzeneierandF. C.Hawkins.Zero Defects or Zero Stuck\u2010at Faults\u2014CMOS IC Process Improvement with Iddq. Proc. of ITC\u201090 pp.255\u2013256(1990).","DOI":"10.1109\/TEST.1990.114026"},{"key":"e_1_2_1_8_2","doi-asserted-by":"crossref","unstructured":"W.MalyandP.Nigh.Built\u2010in Current Testing\u2014Feasibility Study. Int. Conf. on Computer Aided Design pp.340\u2013343(1988).","DOI":"10.1109\/ICCAD.1988.122524"},{"key":"e_1_2_1_9_2","doi-asserted-by":"crossref","unstructured":"H.Tamamoto H.YokoyamaandY.Narita.A Current Testing for CMOS Logic Circuits Applying Random Patterns and Monitoring Dynamic Power Supply Current. Proc. of ATS\u201092 pp.70\u201375(1992).","DOI":"10.1109\/ATS.1992.224438"},{"key":"e_1_2_1_10_2","doi-asserted-by":"crossref","unstructured":"H.Tamamoto H.YokoyamaandY.Narita.Random Current Testing for CMOS Logic Circuits by Monitoring a Dynamic Power Supply Current. Proc. of Euro\u2010DAC'92 pp.480\u2013485(1992).","DOI":"10.1109\/EURDAC.1992.246200"},{"issue":"8","key":"e_1_2_1_11_2","first-page":"1057","article-title":"A method for determining optimal or quasi\u2010optimal input probabilities in random test method","volume":"65","author":"Tamamoto H.","year":"1977","journal-title":"Trans. (D) I.E.I.C.E., Japan"},{"key":"e_1_2_1_12_2","article-title":"An autonomous testing for fault in logic circuit","volume":"78","author":"Yajima S.","year":"1978","journal-title":"Tech. Rep. I.E.I.C.E., Japan"},{"key":"e_1_2_1_13_2","first-page":"169","volume-title":"Reliability Technique for Semiconductor Devices","author":"Agui T.","year":"1988"},{"key":"e_1_2_1_14_2","unstructured":"F.BrglezandH.Fujiwara.A Neutral Netlist of 10 Combinational Bench\u2010Mark Circuits and a Target Translator in FORTRAN. Int. Symp. Circuit and System Special session on ATPG and fault simulator (1985)."},{"key":"e_1_2_1_15_2","unstructured":"V. H.Champac R. R.Montanes A. J.Segura J.FiguerasandJ. A.Rubio.Fault Modelling of Gate Oxide Short Floating Gate and Bridging Failures in CMOS Circuit. Proc. of European Test Conf. pp.143\u2013148(March1991)."}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fscj.4690251101","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/scj.4690251101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T19:35:36Z","timestamp":1737228936000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/scj.4690251101"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,1]]},"references-count":14,"journal-issue":{"issue":"11","published-print":{"date-parts":[[1994,1]]}},"alternative-id":["10.1002\/scj.4690251101"],"URL":"https:\/\/doi.org\/10.1002\/scj.4690251101","archive":["Portico"],"relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"type":"print","value":"0882-1666"},{"type":"electronic","value":"1520-684X"}],"subject":[],"published":{"date-parts":[[1994,1]]}}}