{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,19]],"date-time":"2025-01-19T05:23:22Z","timestamp":1737264202511,"version":"3.33.0"},"reference-count":21,"publisher":"Wiley","issue":"9","license":[{"start":{"date-parts":[[2007,3,21]],"date-time":"2007-03-21T00:00:00Z","timestamp":1174435200000},"content-version":"vor","delay-in-days":4462,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Systems &amp;amp; Computers in Japan"],"published-print":{"date-parts":[[1995,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Simple serial synchronized (SSS) multistage interconnection network (MIN) is a processor\u2010memory connection network that has a high performance\/cost ratio, where the packet is inputted and switch synchronously in the MIN, which has a high pass\u2010through ratio and is composed of simple elements. This paper evaluates the effect of the hot spot contention and the effect of the synchronous bit\u2010serial (SBS) message combining in SSS\u2010MIN, by the theoretical analysis based on probability and simulation. In contrast to conventional MIN, there does not arise a complete tree saturation in SSS\u2010MIN, but an area, to which the access is difficult, is produced according to the relative position to the hot spot contention. From such a viewpoint, an analysis method for the pass\u2010through ratio is presented, which considers the position of the switching element to the hot spot. It is verified as a result of evaluation that the proposed method of analysis gives a result close to that of simulation, so long as the access to the hot spot and the connection network architecture stay within a practical range. It is also seen that the pass\u2010through ratio is deteriorated less in SSS\u2010MIN by the hot spot contention than in the conventional MIN, and the effect can be almost completely eliminated by the SBS message combining. When a multiprocessor system is actually constructed, performance deterioration due to hot spot contention is greater than in the case where only the pass\u2010through ratio is considered. This can also be eliminated almost completely by the SBS message combining.<\/jats:p>","DOI":"10.1002\/scj.4690260901","type":"journal-article","created":{"date-parts":[[2007,7,8]],"date-time":"2007-07-08T09:20:52Z","timestamp":1183886452000},"page":"1-12","source":"Crossref","is-referenced-by-count":0,"title":["An analysis of the hot spot contention and message combining on the simple serial synchronized\u2010multistage interconnection network"],"prefix":"10.1002","volume":"26","author":[{"given":"Kalidou","family":"Gaye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshihiro","family":"Hanawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2007,3,21]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/356909.356912"},{"key":"e_1_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312198"},{"key":"e_1_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676201"},{"key":"e_1_2_1_5_2","doi-asserted-by":"crossref","unstructured":"S.Wang Y.HsuandC. J.Tan.A Novel Message Switch for Highly Parallel Systems. Proc. International Conference on Computer Design pp.150\u2013155(1989).","DOI":"10.1109\/ICCD.1989.63346"},{"key":"e_1_2_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.177312"},{"key":"e_1_2_1_7_2","doi-asserted-by":"crossref","unstructured":"S. R.DickeyandR.Kenner.Combining Switches for the NYU Ultracomputer. Proc. Massively Parallel Computing Systems pp.521\u2013523(1992).","DOI":"10.1109\/FMPC.1992.234864"},{"key":"e_1_2_1_8_2","unstructured":"H.Amano L.ZhouandK.Gaye.SSS (Simple Serial Synchronized)\u2010MIN: A novel multistage interconnection architecture for multiprocessors.Proc. IFIP Congress pp.1571\u20131577(1992)."},{"issue":"5","key":"e_1_2_1_9_2","first-page":"1134","article-title":"SSS (Simple Serial Synchronized) multistage network","volume":"34","author":"Amano H.","year":"1993","journal-title":"Trans. Inf. Proc. Soc."},{"issue":"3","key":"e_1_2_1_10_2","first-page":"307","article-title":"A batcher double omega network with combining","volume":"75","author":"Gaye K.","year":"1992","journal-title":"I.E.I.C.E. Trans. on I&S"},{"key":"e_1_2_1_11_2","unstructured":"H.Sakamoto N.Arakawa T.Masaki H.InoueandH.Amano.Construction of self\u2010routing switch and its evaluation.Tech. Rep. I.E.I.C.E. Japan ISSE88\u201030 8 (1988)."},{"key":"e_1_2_1_12_2","doi-asserted-by":"crossref","unstructured":"F. A.TobagiandT.Kwok.The Tandem Banyan Switching Fabric: A Simple High\u2010Performance Fast Packet Switch. Proc. INFOCOM91 (1991).","DOI":"10.1109\/INFCOM.1991.147647"},{"key":"e_1_2_1_13_2","unstructured":"L.SuandH.Amano.Implementation of SSS\u2010MIN prototype switch. 44th Nat. Conv. Inf. Proc. Soc. (1992)."},{"key":"e_1_2_1_14_2","unstructured":"M.Sasahara J.Terada J.YamatoandH.Amano.Implementation and evaluation of multiprocessor SNAIL based on SSS\u2010MIN.Tech. Rep. I.E.I.C.E. Japan CPSY93\u201039 (1993)."},{"key":"e_1_2_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676921"},{"key":"e_1_2_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"e_1_2_1_17_2","unstructured":"G. H.Lee C. P.KruskalandD. J.Kuck.The Effectiveness of Combining in Shared Memory Parallel Computers in the Presence of \u201cHot Spots\u201d.Proc. International Conference on Parallel Processing pp.35\u201341(1986)."},{"key":"e_1_2_1_18_2","doi-asserted-by":"crossref","unstructured":"G. H.Lee.A performance bound of multistage combining networks.Proc. International Conference on Parallel Processing pp.1387\u20131395(1989).","DOI":"10.1109\/12.35834"},{"key":"e_1_2_1_19_2","unstructured":"B. C.Kang G.LeeandR.Kain.Performance of Multistage Combining Networks.Proc. International Conference on Parallel Processing pp.1\u2010550\u2010553(1991)."},{"key":"e_1_2_1_20_2","unstructured":"S. R.DickeyandO. E.Percus.Performance differences among combining switch architectures.Proc. International Conference on Parallel Processing pp.1110\u2013117(1992)."},{"issue":"3","key":"e_1_2_1_21_2","first-page":"307","article-title":"Performance of communication for bus\u2010coupled parallel computer","volume":"33","author":"Torii A.","year":"1992","journal-title":"Trans. Inf. Proc. Soc."},{"key":"e_1_2_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.123379"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fscj.4690260901","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/scj.4690260901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T19:56:46Z","timestamp":1737230206000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/scj.4690260901"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,1]]},"references-count":21,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1995,1]]}},"alternative-id":["10.1002\/scj.4690260901"],"URL":"https:\/\/doi.org\/10.1002\/scj.4690260901","archive":["Portico"],"relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"type":"print","value":"0882-1666"},{"type":"electronic","value":"1520-684X"}],"subject":[],"published":{"date-parts":[[1995,1]]}}}