{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T21:10:04Z","timestamp":1737234604888,"version":"3.33.0"},"reference-count":17,"publisher":"Wiley","issue":"3","license":[{"start":{"date-parts":[[2007,3,21]],"date-time":"2007-03-21T00:00:00Z","timestamp":1174435200000},"content-version":"vor","delay-in-days":4097,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Systems &amp; Computers in Japan"],"published-print":{"date-parts":[[1996,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>An integrated memory array processor (IMAP) ULSI with 64 processing elements and a 2 Mb SRAM has been developed to build a compact real\u2010time image processing system. The chip attains a 3.84 GIPS peak performance through the use of SIMD parallel processing and 1.28 GByte\/s on\u2010chip processor\u2010memory bandwidth. The IMAP is capable of parallel indexed addressing, which increases applications for parallel algorithms. Created using 0.55 \u03bcm BiCMOS double layer metal process technology, the IMAP contains 11 million translators in a 15.1 \u00d7 15.6 mm<jats:sup>2<\/jats:sup>die area.<\/jats:p>","DOI":"10.1002\/scj.4690270303","type":"journal-article","created":{"date-parts":[[2007,7,8]],"date-time":"2007-07-08T10:26:02Z","timestamp":1183890362000},"page":"26-36","source":"Crossref","is-referenced-by-count":0,"title":["A 3.84 gips integrated memory array processor"],"prefix":"10.1002","volume":"27","author":[{"given":"Yoshihiro","family":"Fujita","sequence":"first","affiliation":[]},{"given":"Nobuyuki","family":"Yamashita","sequence":"additional","affiliation":[]},{"given":"Tohru","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"Kazuyuki","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Shin'Ichi","family":"Okazaki","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2007,3,21]]},"reference":[{"key":"e_1_2_1_2_2","unstructured":"K.Takahashi S.SekiandR.Oka.Spotting recognition of dynamic gesture images.Technical Report of I.E.I.C.E. Japan IE92\u2010134 (1993)."},{"key":"e_1_2_1_3_2","first-page":"403","article-title":"Application of vision in autonomic running","volume":"74","author":"Ozawa S.","year":"1991","journal-title":"Trans. I.E.I.C.E."},{"key":"e_1_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675684"},{"key":"e_1_2_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/34.3896"},{"key":"e_1_2_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/34.3897"},{"key":"e_1_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.1117\/12.19567"},{"volume-title":"The Connection Machine","year":"1985","author":"Hills W. D.","key":"e_1_2_1_8_2"},{"volume-title":"The Design of the Maspar MP\u20102: A Cost Effective Massively Parallel Computer","year":"1992","author":"Nichols J. R.","key":"e_1_2_1_9_2"},{"issue":"12","key":"e_1_2_1_10_2","first-page":"1230","article-title":"Functional memory: New architecture and integration technology","volume":"32","author":"Tamaru K.","year":"1991","journal-title":"Trans. I.P.S."},{"issue":"12","key":"e_1_2_1_11_2","first-page":"1249","article-title":"Computer architecture using functional memory","volume":"32","author":"Naganuma J.","year":"1991","journal-title":"Trans. I.P.S."},{"issue":"12","key":"e_1_2_1_12_2","first-page":"1260","article-title":"Ultra parallel processing using functional memory","volume":"32","author":"Yasuura H.","year":"1991","journal-title":"Trans. I.P.S."},{"key":"e_1_2_1_13_2","unstructured":"Y.Fujita.Image operation memory.I.P.S. Computer Architecture Workshop 89\u20131(1991)."},{"key":"e_1_2_1_14_2","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126692000155"},{"key":"e_1_2_1_15_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01213412"},{"key":"e_1_2_1_16_2","unstructured":"R.Pinkham M.NovakandK.Guttag.Video RAM Excels at Fast Graphics. Electronic Design (Aug.1983)."},{"key":"e_1_2_1_17_2","doi-asserted-by":"crossref","unstructured":"K.Nakamura.A 6ns 4Mb ECL I\/O BiCMOS SRAM with LV\u2010TTL mask option. ISSCC Digest of Technical Papers pp.212\u2013213(Feb.1992).","DOI":"10.1109\/ISSCC.1992.200487"},{"key":"e_1_2_1_18_2","doi-asserted-by":"crossref","unstructured":"P. J.Narayanan.Processor Autonomy on SIMD Architectures.Proc. of the ACM Int. Conf.on Supercomputing pp.127\u2013136(May1993).","DOI":"10.1145\/165939.165963"}],"container-title":["Systems and Computers in Japan"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fscj.4690270303","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/scj.4690270303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T20:29:47Z","timestamp":1737232187000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/scj.4690270303"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,1]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,1]]}},"alternative-id":["10.1002\/scj.4690270303"],"URL":"https:\/\/doi.org\/10.1002\/scj.4690270303","archive":["Portico"],"relation":{},"ISSN":["0882-1666","1520-684X"],"issn-type":[{"type":"print","value":"0882-1666"},{"type":"electronic","value":"1520-684X"}],"subject":[],"published":{"date-parts":[[1996,1]]}}}