{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,27]],"date-time":"2023-10-27T05:10:31Z","timestamp":1698383431000},"reference-count":17,"publisher":"Wiley","issue":"9","license":[{"start":{"date-parts":[[2006,10,30]],"date-time":"2006-10-30T00:00:00Z","timestamp":1162166400000},"content-version":"vor","delay-in-days":4077,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Softw Pract Exp"],"published-print":{"date-parts":[[1995,9]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Multiple\u2010instruction\u2010issue processors seek to improve performance over scalar RISC processors by providing multiple pipelined functional units in order to fetch, decode and execute several instructions per cycle. The process of identifying instructions which can be executed in parallel and distributing them between the available functional units is referred to as instruction scheduling. This paper describes a simple compile\u2010time scheduling technique, called conditional compaction, which uses the concept of conditional execution to move instructions across basic block boundaries. It then presents the results of an investigation into the performance of the scheduling technique using C benchmark programs scheduled for machines with different functional unit configurations. This paper represents the culmination of our investigation into how much performance improvement can be obtained using conditional execution as the sole scheduling technique.<\/jats:p>","DOI":"10.1002\/spe.4380250905","type":"journal-article","created":{"date-parts":[[2006,11,17]],"date-time":"2006-11-17T18:10:33Z","timestamp":1163787033000},"page":"1003-1020","source":"Crossref","is-referenced-by-count":0,"title":["Using conditional execution to exploit instruction level concurrency"],"prefix":"10.1002","volume":"25","author":[{"given":"Rod","family":"Adams","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sue","family":"Gray","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2006,10,30]]},"reference":[{"key":"e_1_2_1_2_2","volume-title":"Superscalar Microprocessor Design","author":"Johnson M.","year":"1991"},{"key":"e_1_2_1_3_2","volume-title":"Bulldog: A Compiler for VLIW Architectures","author":"Ellis J. R.","year":"1986"},{"key":"e_1_2_1_4_2","doi-asserted-by":"crossref","unstructured":"J. A.Fisher \u2018Trace scheduling: a technique for global microcode compaction\u2019 IEEE Trans. Computers 478\u2013490(1981)","DOI":"10.1109\/TC.1981.1675827"},{"key":"e_1_2_1_5_2","doi-asserted-by":"crossref","unstructured":"S.WeissandJ. E.Smith \u2018A study of scalar compilation techniques for pipelined supercomputers\u2019 Proc. ACM 2nd International Conference on Architectural Support for Programming Languages and Operating Systems October1987 pp.105\u2013109.","DOI":"10.1145\/36206.36191"},{"key":"e_1_2_1_6_2","doi-asserted-by":"crossref","unstructured":"M.Lam \u2018Software pipelining: an effective scheduling technique for VLIW machines\u2019 Proc. ACM SIGPLAN \u203288 Conference on Programming Language Design and Implementation June1988 pp.318\u2013327.","DOI":"10.1145\/53990.54022"},{"key":"e_1_2_1_7_2","doi-asserted-by":"crossref","unstructured":"M. D.Smith M.HorowitzandM. S.Lam \u2018Efficient superscalar performance through boosting\u2019 Proc. ACM 5th International Conference on Architectural Support for Programming Languages and Operating Systems October1992 pp.248\u2013259.","DOI":"10.1145\/143365.143534"},{"key":"e_1_2_1_8_2","first-page":"213","volume-title":"Languages and Compilers for Parallel Computing","author":"Ebcioglu K.","year":"1989"},{"key":"e_1_2_1_9_2","unstructured":"S.MoonandK.Ebcioglu \u2018An efficient resource\u2010constrained global scheduling technique for superscalar and VLIW processors\u2019 Proc. IEEE 25th Annual International Symposium on Microarchitecture December1992 pp.55\u201371."},{"key":"e_1_2_1_10_2","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(89)90017-3"},{"key":"e_1_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(90)90001-P"},{"key":"e_1_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/54331.54344"},{"key":"e_1_2_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/356819.356822"},{"key":"e_1_2_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675826"},{"key":"e_1_2_1_15_2","doi-asserted-by":"crossref","unstructured":"R. P.Weicker \u2018An overview of common benchmarks\u2019 IEEE Computer December1990 pp.65\u201375.","DOI":"10.1109\/2.62094"},{"key":"e_1_2_1_16_2","first-page":"439","article-title":"iHARP: a multiple instruction issue processor","volume":"139","author":"Steven G. B.","year":"1992","journal-title":"IEE Proc. Pt. E"},{"key":"e_1_2_1_17_2","unstructured":"F. L.Steven G. B.StevenandL.Wang \u2018An evaluation of the iHARP multiple instruction issue processor\u2019 presented atEuroMicro 94 Liverpool U. K. September1994."},{"key":"e_1_2_1_18_2","doi-asserted-by":"crossref","unstructured":"R. G.Adams S. M.GrayandG. B.Steven \u2018HARP: a statically scheduled multiple\u2010instruction\u2010issue architecture and its compiler\u2019 2nd Euromicro Workshop on Parallel and Distributed Processing Malaga Spain January1994 pp.76\u201381.","DOI":"10.1109\/EMPDP.1994.592471"}],"container-title":["Software: Practice and Experience"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fspe.4380250905","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/spe.4380250905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,26]],"date-time":"2023-10-26T23:05:43Z","timestamp":1698361543000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/spe.4380250905"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,9]]},"references-count":17,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1995,9]]}},"alternative-id":["10.1002\/spe.4380250905"],"URL":"https:\/\/doi.org\/10.1002\/spe.4380250905","archive":["Portico"],"relation":{},"ISSN":["0038-0644","1097-024X"],"issn-type":[{"value":"0038-0644","type":"print"},{"value":"1097-024X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995,9]]}}}