{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,15]],"date-time":"2026-10-15T03:46:47Z","timestamp":1792036007949,"version":"4.4.0"},"reference-count":326,"publisher":"Wiley","license":[{"start":{"date-parts":[[2026,10,14]],"date-time":"2026-10-14T00:00:00Z","timestamp":1791936000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"},{"start":{"date-parts":[[2026,10,14]],"date-time":"2026-10-14T00:00:00Z","timestamp":1791936000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["528378584"],"award-info":[{"award-number":["528378584"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["DI\u2010ReDesign"],"award-info":[{"award-number":["DI\u2010ReDesign"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["101135316"],"award-info":[{"award-number":["101135316"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["advanced.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Advanced Science"],"abstract":"<jats:title>ABSTRACT<\/jats:title>\n                  <jats:p>\n                    Reconfigurable field\u2010effect transistors, short RFETs, are a unique class of emerging electronic devices that merge\n                    <jats:italic>n<\/jats:italic>\n                    \u2010type,\n                    <jats:italic>p<\/jats:italic>\n                    \u2010type, and ambipolar operation modes into a single element. Unlike conventional MOSFETs, the dominant carrier type in RFETs is purely defined by electrostatics and can be dynamically changed at runtime. This enables new design possibilities by enabling post\u2010fabrication functionality definition, thereby increasing circuit density and adaptability without requiring additional feature\u2010size scaling. However, the added value of the devices requires a reassessment of classical design paradigms to unlock their full potential. This paper aims to provide a comprehensive review of the state of the art in RFET circuit design. Starting from the underlying device physics and material systems, such as group\u2010IV and two\u2010dimensional (2D) materials, the manifold circuit design possibilities in digital, analog, and post\u2010Shannon computing are introduced. We highlight how RFETs aim to enable simplified, energy\u2010efficient, and reusable hardware for edge computing, hardware security, bio\u2010sensing, and cryogenic electronics. Thereby, device\u2010 and circuit\u2010level results are exemplified by measurements of transistors fabricated in an industrial 22 nm FDSOI technology. The paper also provides an overview of future key challenges in reliability, BEOL integration, and electronic design automation, offering an outlook on the path towards scalable, sustainable reconfigurable electronics.\n                  <\/jats:p>","DOI":"10.1002\/advs.78121","type":"journal-article","created":{"date-parts":[[2026,10,15]],"date-time":"2026-10-15T03:07:36Z","timestamp":1792033656000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Re\u2010Thinking Electronic Circuit Design Through Emerging Reconfigurable Field Effect Transistors"],"prefix":"10.1002","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2972-438X","authenticated-orcid":false,"given":"Jens","family":"Trommer","sequence":"first","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan P.","family":"Martinez","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"},{"name":"Chair of Nanoelectronics Technische Universit\u00e4t Dresden  Dresden Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuxuan","family":"He","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"},{"name":"Chair of Nanoelectronics Technische Universit\u00e4t Dresden  Dresden Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6997-5370","authenticated-orcid":false,"given":"Giulio","family":"Galderisi","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6280-6307","authenticated-orcid":false,"given":"Katrin","family":"Pingen","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"},{"name":"Chair of Nanoelectronics Technische Universit\u00e4t Dresden  Dresden Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eduardo Sergio","family":"Oliveros\u2010Mata","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6746-6669","authenticated-orcid":false,"given":"Lisa","family":"Tellis","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9751-1522","authenticated-orcid":false,"given":"Cigdem","family":"Cakirlar","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christoph","family":"Beyer","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2657-4205","authenticated-orcid":false,"given":"Brojogopal","family":"Sapui","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5136-9287","authenticated-orcid":false,"given":"Joachim","family":"Knoch","sequence":"additional","affiliation":[{"name":"Institute of Semiconductor Electronics RWTH Aachen  Aachen Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6675-0221","authenticated-orcid":false,"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[{"name":"Integrated Electronic Systems Lab TU Darmstadt  Darmstadt Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0404-7917","authenticated-orcid":false,"given":"Sandro","family":"Carrara","sequence":"additional","affiliation":[{"name":"Bio\/CMOS Interfaces Lab Institute of Electrical and Micro Engineering \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL)  Neuch\u00e2tel Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9646-7232","authenticated-orcid":false,"given":"Eugenio","family":"Cantatore","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering Eindhoven University of Technology Eindhoven Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Max C.","family":"Lemme","sequence":"additional","affiliation":[{"name":"Institute of Semiconductor Electronics RWTH Aachen  Aachen Germany"},{"name":"Chair of Electronic Devices, RWTH Aachen University AMO GmbH, Advanced Microelectronic Center Aachen  Aachen Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[{"name":"Centrale Lyon, INSA Lyon, CNRS Ecole Central Lyon  Ecully France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Chair for Embedded Systems Ruhr\u2010University Bochum  Bochum Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andre","family":"Heinzig","sequence":"additional","affiliation":[{"name":"Chair of Nanoelectronics Technische Universit\u00e4t Dresden  Dresden Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3814-0378","authenticated-orcid":false,"given":"Thomas","family":"Mikolajick","sequence":"additional","affiliation":[{"name":"Namlab gGmbH  Dresden Saxony Germany"},{"name":"Chair of Nanoelectronics Technische Universit\u00e4t Dresden  Dresden Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9504-5671","authenticated-orcid":false,"given":"Walter M.","family":"Weber","sequence":"additional","affiliation":[{"name":"Institute of Solid State Electronics TU Wien  Vienna Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"311","published-online":{"date-parts":[[2026,10,14]]},"reference":[{"issue":"1","key":"e_1_2_12_2_1","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1021\/nl203094h","article-title":"Reconfigurable Silicon Nanowire Transistors","volume":"12","author":"Heinzig A.","year":"2012","journal-title":"Nano Letters"},{"issue":"4","key":"e_1_2_12_3_1","doi-asserted-by":"crossref","DOI":"10.1088\/1361-6641\/aa5581","article-title":"The RFET\u2013A Reconfigurable Nanowire Transistor and Its Application to Novel Electronic Circuits and Systems","volume":"32","author":"Mikolajick T.","year":"2017","journal-title":"Semiconductor Science and Technology"},{"key":"e_1_2_12_4_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928\u2010022\u201000798\u20108"},{"key":"e_1_2_12_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2323436"},{"key":"e_1_2_12_6_1","doi-asserted-by":"crossref","unstructured":"J.Zhang M.De Marchi P.\u2010E.Gaillardon andG.De Micheli \u201cA Schottky\u2010Barrier Silicon FinFET With 6.0 mV\/dec Subthreshold Slope Over 5 Decades of Current \u201d in2014 IEEE International Electron Devices Meeting(IEEE 2014): 13.4.1\u201313.4.4.","DOI":"10.1109\/IEDM.2014.7047045"},{"key":"e_1_2_12_7_1","doi-asserted-by":"publisher","DOI":"10.1002\/admt.202101504"},{"key":"e_1_2_12_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108381"},{"key":"e_1_2_12_9_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467\u2010025\u201062827\u20102"},{"key":"e_1_2_12_10_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467\u2010023\u201039394\u20105"},{"key":"e_1_2_12_11_1","doi-asserted-by":"publisher","DOI":"10.1002\/adts.202200823"},{"key":"e_1_2_12_12_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202201259"},{"key":"e_1_2_12_13_1","doi-asserted-by":"crossref","unstructured":"H. C.Lin C. Y.Lin K. L.Yeh et\u00a0al. \u201cA Novel Implantless MOS Thin\u2010Film Transistor with Simple Processing Excellent Performance and Ambipolar Operation Capability \u201d inInternational Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)(IEEE 2000):857\u2013859.","DOI":"10.1109\/IEDM.2000.904452"},{"key":"e_1_2_12_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/55.915606"},{"key":"e_1_2_12_15_1","doi-asserted-by":"crossref","unstructured":"W. M.Weber L.Geelhaar L.Lamagna et\u00a0al. \u201cTuning the Polarity of Si\u2010Nanowire Transistors Without the Use of Doping \u201d in8th IEEE Conference on Nanotechnology 2008. NANO '08(IEEE 2008) 580\u2013581.","DOI":"10.1109\/NANO.2008.171"},{"issue":"9","key":"e_1_2_12_16_1","doi-asserted-by":"crossref","first-page":"4176","DOI":"10.1021\/nl401826u","article-title":"Dually Active Silicon Nanowire Transistors and Circuits with Equal Electron and Hole Transport","volume":"13","author":"Heinzig A.","year":"2013","journal-title":"Nano Letters"},{"key":"e_1_2_12_17_1","unstructured":"Y.\u2010M.Lin J.Appenzeller andP.Avouris \u201cNovel Carbon Nanotube FET Design with Tunable Polarity \u201d inIEDM Technical Digest. IEEE International Electron Devices Meeting 2004(IEEE 2004) 687\u2013690."},{"key":"e_1_2_12_18_1","doi-asserted-by":"crossref","unstructured":"J.Liu I.O'Connor D.Navarro andF.Gaffiot \u201cDesign of a Novel CNTFET\u2010Based Reconfigurable Logic Gate \u201d inIEEE Computer Society Annual Symposium on VLSI 2007. ISVLSI '07(IEEE 2007) 285\u2013290.","DOI":"10.1109\/ISVLSI.2007.39"},{"key":"e_1_2_12_19_1","doi-asserted-by":"crossref","unstructured":"M.De Marchi D.Sacchetto S.Frache et\u00a0al. \u201cPolarity Control in Double\u2010Gate Gate\u2010All\u2010Around Vertically Stacked Silicon Nanowire FETs \u201d inElectron Devices Meeting (IEDM) 2012 IEEE International(IEEE 2012) 8.4.1\u20138.4.4.","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"e_1_2_12_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"e_1_2_12_21_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl051855i"},{"key":"e_1_2_12_22_1","doi-asserted-by":"publisher","DOI":"10.1021\/nn900284b"},{"key":"e_1_2_12_23_1","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1016\/j.sse.2011.11.011","article-title":"CMOS Without Doping: Multi\u2010Gate Silicon\u2010Nanowire Field\u2010Effect\u2010Transistors","volume":"70","author":"Wessely F.","year":"2012","journal-title":"Solid\u2010State Electronics"},{"key":"e_1_2_12_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2997319"},{"key":"e_1_2_12_25_1","doi-asserted-by":"crossref","unstructured":"T.Krauss F.Wessely andU.Schwalke \u201cAn Electrostatically Doped Planar Device Concept \u201d inDesign Technology of Integrated Systems In Nanoscale Era (DTIS) 2014 9th IEEE International Conference On(IEEE 2014) 1\u20134.","DOI":"10.1109\/DTIS.2014.6850650"},{"key":"e_1_2_12_26_1","doi-asserted-by":"crossref","unstructured":"T.Krauss F.Wessely andU.Schwalke \u201cReconfigurable Electrostatically Doped 2.5\u2010Gate Planar Field\u2010Effect Transistors for Dopant\u2010Free CMOS \u201d in2018 13th International Conference on Design Technology of Integrated Systems In Nanoscale Era (DTIS)(IEEE 2018) 1\u20134. ISSN: null.","DOI":"10.1109\/DTIS.2018.8368567"},{"key":"e_1_2_12_27_1","unstructured":"V.Sessi M.Simon S.Slesazeck et\u00a0al. \u201cS2\u20132 Back\u2010Bias Reconfigurable Field Effect Transistor: A Flexible Add\u2010On Functionality for 22 nm FDSOI \u201d in2021 Silicon Nanoelectronics Workshop (SNW)(IEEE 2021) 1\u20132. ISSN: 2161\u20104644."},{"key":"e_1_2_12_28_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467\u2010022\u201034533\u2010w"},{"key":"e_1_2_12_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2025.3549531"},{"key":"e_1_2_12_30_1","doi-asserted-by":"publisher","DOI":"10.1002\/admt.202401391"},{"key":"e_1_2_12_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2026.3654187"},{"key":"e_1_2_12_32_1","doi-asserted-by":"crossref","unstructured":"S.Nakaharai T.Iijima S.Ogawa et\u00a0al. \u201cElectrostatically\u2010Reversible Polarity of Dual\u2010Gated Graphene Transistors with He Ion Irradiated Channel: Toward Reconfigurable CMOS Applications \u201d in2012 International Electron Devices Meeting(IEEE 2012) 4\u20132.","DOI":"10.1109\/IEDM.2012.6478976"},{"key":"e_1_2_12_33_1","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1016\/j.mee.2014.02.001","article-title":"Buried Triple\u2010Gate Structures for Advanced Field\u2010Effect Transistor Devices","volume":"119","author":"Mueller M.","year":"2014","journal-title":"Microelectronic engineering"},{"key":"e_1_2_12_34_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4820408"},{"issue":"1","key":"e_1_2_12_35_1","doi-asserted-by":"crossref","DOI":"10.1038\/srep29448","article-title":"Polarity Control in WSe2 Double\u2010Gate Transistors","volume":"6","author":"Resta G. V.","journal-title":"Scientific Reports"},{"issue":"1","key":"e_1_2_12_36_1","doi-asserted-by":"crossref","first-page":"512","DOI":"10.1186\/s11671-016-1728-7","article-title":"Gate\u2010Controlled WSe2 Transistors Using a Buried Triple\u2010Gate Structure","volume":"11","author":"M\u00fcller M.","year":"2016","journal-title":"Nanoscale Research Letters"},{"key":"e_1_2_12_37_1","doi-asserted-by":"crossref","unstructured":"S.Nakaharai M.Yamamoto K.Ueno Y.\u2010F.Lin S.\u2010L.Li andK.Tsukagoshi \u201cElectrostatically Reversible Polarity of Ambipolar\u03b1$\\alpha$\u2010MoTe2${\\rm MoTe}_{\\textrm {2}}$Transistors \u201d9 no.6:5976\u20135983.","DOI":"10.1021\/acsnano.5b00736"},{"key":"e_1_2_12_38_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.7b01306"},{"issue":"1","key":"e_1_2_12_39_1","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1038\/s41928-020-00511-7","article-title":"Two\u2010Dimensional Transistors with Reconfigurable Polarities for Secure Circuits","volume":"4","author":"Wu P.","year":"2021","journal-title":"Nature Electronics"},{"key":"e_1_2_12_40_1","doi-asserted-by":"publisher","DOI":"10.1039\/D6TC00402D"},{"key":"e_1_2_12_41_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200500561"},{"key":"e_1_2_12_42_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep35585"},{"key":"e_1_2_12_43_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.3c04808"},{"key":"e_1_2_12_44_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361\u20106528\/aaa629"},{"key":"e_1_2_12_45_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep09446"},{"key":"e_1_2_12_46_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201700399"},{"key":"e_1_2_12_47_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.4c16400"},{"key":"e_1_2_12_48_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.1c07032"},{"key":"e_1_2_12_49_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202500864"},{"key":"e_1_2_12_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3331668"},{"key":"e_1_2_12_51_1","doi-asserted-by":"crossref","unstructured":"E.Bestelink K. M.Niang I. R.Mudiyanselage G.Bairaktaris D. M.Frohlich andR. A.Sporea \u201cOxide Transistors: Unconventional Architectures and Their Applications \u201d inOxide\u2010Based Materials and Devices XII Vol11687(SPIE 2021) 79.","DOI":"10.1117\/12.2585755"},{"key":"e_1_2_12_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2926351"},{"key":"e_1_2_12_53_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4980131"},{"key":"e_1_2_12_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/JDT.2007.900924"},{"key":"e_1_2_12_55_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.6b07531"},{"key":"e_1_2_12_56_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl302684s"},{"key":"e_1_2_12_57_1","doi-asserted-by":"publisher","DOI":"10.1021\/nn5017567"},{"key":"e_1_2_12_58_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl802681x"},{"key":"e_1_2_12_59_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.04DA03"},{"key":"e_1_2_12_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.889045"},{"key":"e_1_2_12_61_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957\u20104484\/16\/9\/011"},{"key":"e_1_2_12_62_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.2c04599"},{"issue":"12","key":"e_1_2_12_63_1","doi-asserted-by":"crossref","first-page":"2660","DOI":"10.1021\/nl0613858","article-title":"Silicon\u2010Nanowire Transistors with Intruded Nickel\u2010Silicide Contacts","volume":"6","author":"Weber W. M.","year":"2006","journal-title":"Nano letters"},{"key":"e_1_2_12_64_1","doi-asserted-by":"publisher","DOI":"10.1063\/5.0271499"},{"key":"e_1_2_12_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2026.3683584"},{"key":"e_1_2_12_66_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2006.140"},{"key":"e_1_2_12_67_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5126088"},{"key":"e_1_2_12_68_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202101989"},{"key":"e_1_2_12_69_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202001178"},{"key":"e_1_2_12_70_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.1c06801"},{"key":"e_1_2_12_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2024.3432971"},{"key":"e_1_2_12_72_1","doi-asserted-by":"crossref","unstructured":"R.Behrle M. I.Den Hertog A.Lugstein W. M.Weber andM.Sistani \u201cBias Spectroscopy of Negative Differential Resistance in Ge Nanowire Cascode Circuits \u201d inESSDERC 2023 \u2010 IEEE 53rd European Solid\u2010State Device Research Conference (ESSDERC)(IEEE 2023) 37\u201340.","DOI":"10.1109\/ESSDERC59256.2023.10268478"},{"key":"e_1_2_12_73_1","doi-asserted-by":"publisher","DOI":"10.1002\/inf2.12355"},{"key":"e_1_2_12_74_1","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/IEDM.2002.1175776","article-title":"Experimental Study on Carrier Transport Mechanism in Ultrathin\u2010Body SOI n\u2010 and p\u2010MOSFETs with SOI Thickness Less than 5 nm","author":"Uchida K.","year":"2002","journal-title":"International Electron Devices Meeting"},{"key":"e_1_2_12_75_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature12385"},{"key":"e_1_2_12_76_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.8b06441"},{"issue":"20","key":"e_1_2_12_77_1","doi-asserted-by":"crossref","first-page":"3263","DOI":"10.1002\/adma.201305845","article-title":"Ambipolar MoTe2${\\rm MoTe}_{\\textrm {2}}$ Transistors and Their Applications in Logic Circuits","volume":"26","author":"Lin Y.","year":"2014","journal-title":"Advanced Materials"},{"key":"e_1_2_12_78_1","doi-asserted-by":"publisher","DOI":"10.1002\/smtd.202000837"},{"key":"e_1_2_12_79_1","doi-asserted-by":"publisher","DOI":"10.1039\/C7CS00828G"},{"key":"e_1_2_12_80_1","doi-asserted-by":"publisher","DOI":"10.1007\/s40843\u2010025\u20103322\u20105"},{"key":"e_1_2_12_81_1","doi-asserted-by":"publisher","DOI":"10.1088\/1674\u20101056\/ad08a5"},{"key":"e_1_2_12_82_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928\u2010020\u20100433\u20109"},{"key":"e_1_2_12_83_1","doi-asserted-by":"crossref","unstructured":"T.\u2010H.Hsu H.Liu H.\u2010T.Liao et\u00a0al. \u201cReconfigurable van der Waals Junction Field Effect Transistor with Anchored Threshold and Enhanced Subthreshold Swing for Complementary Logic \u201d18 no.51:34986\u201334995.","DOI":"10.1021\/acsnano.4c13295"},{"issue":"6","key":"e_1_2_12_84_1","doi-asserted-by":"crossref","first-page":"2089","DOI":"10.1021\/acs.nanolett.5c04744","article-title":"Large\u2010Scale Dual\u2010Channel WSe2 Reconfigurable Field\u2010Effect Transistors with Charge\u2010Trapping Layer for 2T TCAM and Reconfigurable Logic","volume":"26","author":"Yang E.","year":"2026","journal-title":"Nano Letters"},{"key":"e_1_2_12_85_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.aeb2271"},{"key":"e_1_2_12_86_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202524990"},{"key":"e_1_2_12_87_1","doi-asserted-by":"crossref","unstructured":"M.Simon J.Trommer B.Liang et\u00a0al. \u201cA Wired\u2010AND Transistor: Polarity Controllable FET with Multiple Inputs \u201d in2018 76th Device Research Conference (DRC)(2023) 1\u20132.","DOI":"10.1109\/DRC.2018.8442159"},{"key":"e_1_2_12_88_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mtelec.2023.100040"},{"issue":"14","key":"e_1_2_12_89_1","doi-asserted-by":"crossref","first-page":"11456","DOI":"10.1021\/acsnano.6c02873","article-title":"Scalable Reconfigurable Circuits with Double\u2010Gate MoS2 Transistors","volume":"20","author":"Chen K.","year":"2026","journal-title":"ACS Nano"},{"key":"e_1_2_12_90_1","doi-asserted-by":"crossref","unstructured":"J.Trommer M.Simon S.Slesazeck W. M.Weber andT.Mikolajick \u201cEliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs \u201d inESSDERC 2019 \u2010 49th European Solid\u2010State Device Research Conference (ESSDERC)(IEEE 2019) 134\u2013137. ISSN: 1930\u20108876.","DOI":"10.1109\/ESSDERC.2019.8901730"},{"issue":"21","key":"e_1_2_12_91_1","doi-asserted-by":"crossref","first-page":"21865","DOI":"10.1021\/acsnano.3c07952","article-title":"Reconfigurable Multifunctional Van der Waals Ferroelectric Devices and Logic Circuits","volume":"17","author":"Ram A.","year":"2023","journal-title":"ACS nano"},{"issue":"35","key":"e_1_2_12_92_1","doi-asserted-by":"crossref","first-page":"11132","DOI":"10.1021\/acs.nanolett.4c03556","article-title":"Logic Computing Field\u2010Effect Transistors Based on a Monolayer WSe2 Homojunction for the Semi\u2010adder and Decoder","volume":"24","author":"Li X.","year":"2024","journal-title":"Nano Letters"},{"issue":"3","key":"e_1_2_12_93_1","doi-asserted-by":"crossref","DOI":"10.1002\/adma.202514640","article-title":"Beyond Transistor Miniaturization: A Single\u2010Device Approach to Reconfigurable Logic Gates in 2D Organic Single\u2010Crystalline Heterojunctions","volume":"38","author":"Wu X.","year":"2026","journal-title":"Advanced Materials"},{"key":"e_1_2_12_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"issue":"18","key":"e_1_2_12_95_1","article-title":"Drain Self\u2010Blocking Ambipolar Transistors for Complementary Circuit Applications","volume":"125","author":"Pan C.","year":"2024","journal-title":"Applied Physics Letters"},{"issue":"8","key":"e_1_2_12_96_1","doi-asserted-by":"crossref","first-page":"880","DOI":"10.1109\/LED.2014.2329919","article-title":"Configurable Logic Gates Using Polarity\u2010Controlled Silicon Nanowire Gate\u2010All\u2010Around FETs","volume":"35","author":"De Marchi M.","year":"2014","journal-title":"IEEE Electron Device Letters"},{"key":"e_1_2_12_97_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202500782"},{"key":"e_1_2_12_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184633"},{"key":"e_1_2_12_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2290555"},{"key":"e_1_2_12_100_1","doi-asserted-by":"crossref","unstructured":"N.Kavand A.Darjani N.Bhattacharjee et\u00a0al. \u201cDesign and Evaluation of an RFET Standard Cell Library Compatible with 22 nm FDSOI \u201dIEEE Transactions on Computer\u2010Aided Design of Integrated Circuits and Systems(IEEE 2025).","DOI":"10.1109\/TCAD.2025.3649810"},{"key":"e_1_2_12_101_1","doi-asserted-by":"crossref","unstructured":"J.Knechtel \u201cHardware Security For and Beyond CMOS Technology: An Overview on Fundamentals Applications and Challenges \u201d inProceedings of the 2020 International Symposium on Physical Design ISPD '20 (Association for Computing Machinery 2020) 75\u201386.","DOI":"10.1145\/3372780.3378175"},{"key":"e_1_2_12_102_1","doi-asserted-by":"crossref","unstructured":"N.Kavand A.Darjani S.Rai andA.Kumar \u201cSecuring Hardware through Reconfigurable Nano\u2010structures (Invited Paper) \u201d in2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)(IEEE 2022) 1\u20137. ISSN: 1558\u20102434.","DOI":"10.1145\/3508352.3561116"},{"key":"e_1_2_12_103_1","doi-asserted-by":"crossref","unstructured":"L.Amaru P.\u2010E.Gaillardon andG.De Micheli \u201cEfficient Arithmetic Logic Gates Using Double\u2010Gate Silicon Nanowire FETs \u201d inNew Circuits and Systems Conference (NEWCAS) 2013 IEEE 11th International(IEEE 2013) 1\u20134.","DOI":"10.1109\/NEWCAS.2013.6573572"},{"key":"e_1_2_12_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2024.3368110"},{"key":"e_1_2_12_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"e_1_2_12_106_1","doi-asserted-by":"crossref","unstructured":"M.Raitza A.Kumar M.V\u00f6lp et\u00a0al. \u201cExploiting Transistor\u2010Level Reconfiguration to Optimize Combinational Circuits \u201d in 2017 Design Automation & Test in Europe Conference & Exhibition (DATE) IEEE (2017):338\u2013343 https:\/\/doi.org\/10.23919\/DATE.2017.7927013.","DOI":"10.23919\/DATE.2017.7927013"},{"key":"e_1_2_12_107_1","doi-asserted-by":"crossref","unstructured":"G.Gore P.Cadareanu E.Giacomin andP.\u2010E.Gaillardon \u201cA Predictive Process Design Kit for Three\u2010Independent\u2010Gate Field\u2010Effect Transistors \u201d in2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI\u2010SoC)(IEEE 2019) 172\u2013177. ISSN: 2324\u20108432.","DOI":"10.1109\/VLSI-SoC.2019.8920358"},{"key":"e_1_2_12_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3001352"},{"key":"e_1_2_12_109_1","doi-asserted-by":"crossref","unstructured":"S.M\u00e4rcker M.Raitza S.Rai et\u00a0al. \u201cFormal Analysis of Camouflaged Reconfigurable Circuits \u201d in2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)(IEEE 2023) 1\u20135. ISSN: 2474\u20109672.","DOI":"10.1109\/NEWCAS57931.2023.10198196"},{"key":"e_1_2_12_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.2965119"},{"key":"e_1_2_12_111_1","doi-asserted-by":"crossref","unstructured":"K.Cheng S.Le Beux andI.O'Connor \u201cAm\/IDG\u2010FET Based Reconfigurable Cells Versus LUTs: Characteristics Description and Analysis \u201d in2013 25th International Conference on Microelectronics (ICM)(IEEE 2013) 1\u20134.","DOI":"10.1109\/ICM.2013.6734987"},{"key":"e_1_2_12_112_1","doi-asserted-by":"crossref","unstructured":"K.Jabeur N.Yakymets I.O'Connor andS.Le Beux \u201cAmbipolar Double\u2010gate FET Binary\u2010Decision\u2010 Diagram (Am\u2010BDD) for Reconfigurable Logic Cells \u201d inProceedings of the 2011 IEEE\/ACM International Symposium on Nanoscale Architectures(IEEE Computer Society 2011) 162\u2013168.","DOI":"10.1109\/NANOARCH.2011.5941499"},{"key":"e_1_2_12_113_1","doi-asserted-by":"crossref","unstructured":"H.Ninomiya M.Kobayashi andS.Watanabe \u201cReduced Reconfigurable Logic Circuit Design Based on Double Gate CNTFETs Using Ambipolar Binary Decision Diagram \u201dIEICE Transactions on Fundamentals of Electronics Communications and Computer SciencesE96.A no.1(2013):356\u2013359 https:\/\/doi.org\/10.1587\/transfun.E96.A.356.","DOI":"10.1587\/transfun.E96.A.356"},{"key":"e_1_2_12_114_1","doi-asserted-by":"crossref","unstructured":"T. R.Pokhrel M. H.Begum V.Siddartha andA.Majumder \u201cLeveraging TIGFET Polarity Control for Scalable Polymorphic Logic Design \u201d in2025 IEEE 34th International Symposium on Industrial Electronics (ISIE)(IEEE 2025) 1\u20135. ISSN: 2163\u20105145.","DOI":"10.1109\/ISIE62713.2025.11124671"},{"key":"e_1_2_12_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3347397"},{"key":"e_1_2_12_116_1","doi-asserted-by":"crossref","unstructured":"T. R.Pokhrel A.Robert V.Alimisis P. P.Sotiriadis andA.Majumder \u201cTIGFET\u2010Based Polymorphic Logic Gate for Reconfigurable Arithmetic Applications \u201d in2026 15th International Conference on Modern Circuits and Systems Technologies (MOCAST)(IEEE 2026) 1\u20135.","DOI":"10.1109\/MOCAST70204.2026.11626372"},{"key":"e_1_2_12_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3611107"},{"key":"e_1_2_12_118_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202201155"},{"key":"e_1_2_12_119_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202300526"},{"key":"e_1_2_12_120_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202500536"},{"key":"e_1_2_12_121_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.3c03900"},{"key":"e_1_2_12_122_1","doi-asserted-by":"crossref","unstructured":"R.Gauchi A.Snelgrove andP.\u2010E.Gaillardon \u201cAn Open\u2010source Three\u2010Independent\u2010Gate FET Standard Cell Library for Mixed Logic Synthesis \u201d in2022 IEEE International Symposium on Circuits and Systems (ISCAS)(IEEE 2022) 273\u2013277.","DOI":"10.1109\/ISCAS48785.2022.9937590"},{"key":"e_1_2_12_123_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2022.3221836"},{"key":"e_1_2_12_124_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea14020024"},{"key":"e_1_2_12_125_1","doi-asserted-by":"crossref","unstructured":"G.Galderisi Y.He J. P.Martinez et\u00a0al. \u201cA Low\u2010Power 2\u2010bit Full Adder realized with Three\u2010Independent\u2010Gate Reconfigurable FETs \u201d in 2026 IEEE International Symposium on Circuits and Systems (ISCAS) IEEE (2026):2788\u20132792 https:\/\/doi.org\/10.1109\/ISCAS66217.2026.11562307.","DOI":"10.1109\/ISCAS66217.2026.11562307"},{"key":"e_1_2_12_126_1","doi-asserted-by":"crossref","unstructured":"A.SnelgroveandP.\u2010E.Gaillardon \u201cProgrammable Logic Elements Using Multigate Ambipolar Transistors \u201d in2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)(IEEE 2022) 112\u2013117.","DOI":"10.1109\/DDECS54261.2022.9770137"},{"key":"e_1_2_12_127_1","doi-asserted-by":"crossref","unstructured":"M. M.Sharifi R.Rajaei P.Cadareanut et\u00a0al. \u201cA Novel TIGFET\u2010based DFF Design for Improved Resilience to Power Side\u2010Channel Attacks \u201d in2020 Design Automation & Test in Europe Conference & Exhibition (DATE)(IEEE 2020) 1253\u20131258. ISSN: 1558\u20101101.","DOI":"10.23919\/DATE48585.2020.9116554"},{"key":"e_1_2_12_128_1","unstructured":"E.Fehrmann J. P.Martinez G.Galderisi T.Mikoljaick andJ.Trommer \u201cA Reconfigurable D\u2010Flip\u2010Flop Based on Reconfigurable NAND\/NOR Logic Gates \u201d inAccepted for 2026 ICECS Conference\u2010Proceedings(IEEE 2026)."},{"key":"e_1_2_12_129_1","doi-asserted-by":"crossref","unstructured":"X.Tang J.Zhang P.\u2010E.Gaillardon andG.De Micheli \u201cTSPC Flip\u2010Flop Circuit Design with Three\u2010Independent\u2010Gate Silicon Nanowire FETs \u201d in2014 IEEE International Symposium on Circuits and Systems (ISCAS)(IEEE 2014) 1660\u20131663.","DOI":"10.1109\/ISCAS.2014.6865471"},{"key":"e_1_2_12_130_1","doi-asserted-by":"crossref","unstructured":"A.Bhattacharjee S.Rai A.Rupani M.Raitza andA.Kumar \u201cMetastability with Emerging Reconfigurable Transistors: Exploiting Ambipolarity for Throughput \u201d in2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI\u2010SoC)(IEEE 2021) 1\u20136. ISSN: 2324\u20108440.","DOI":"10.1109\/VLSI-SoC53125.2021.9607015"},{"key":"e_1_2_12_131_1","doi-asserted-by":"crossref","unstructured":"P.\u2010E.Gaillardon L.Amaru J.Zhang andG.De Micheli \u201cAdvanced System on a Chip Design Based on Controllable\u2010Polarity FETs \u201d in2014 Design Automation & Test in Europe Conference & Exhibition (DATE)(IEEE 2014) 1\u20136. ISSN: 1558\u20101101.","DOI":"10.7873\/DATE.2014.248"},{"key":"e_1_2_12_132_1","doi-asserted-by":"crossref","unstructured":"P.\u2010E.Gaillardon J.Zhang M.De Marchi andG.De Micheli \u201cTowards Functionality\u2010Enhanced Devices: Controlling the Modes of Operation in Three\u2010Independent\u2010Gate Transistors \u201d inProceedings of the 10th IEEE Nanotechnology Materials and Devices Conference (NMDC)(IEEE 2015).","DOI":"10.1109\/NMDC.2015.7439231"},{"key":"e_1_2_12_133_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2025.3572712"},{"key":"e_1_2_12_134_1","doi-asserted-by":"publisher","DOI":"10.1145\/3750730"},{"key":"e_1_2_12_135_1","doi-asserted-by":"crossref","unstructured":"K.Cheng S.Le Beux andI.O'Connor \u201cHybrid Topologies for Reconfigurable Matrices Based on Nano\u2010Grain Cells \u201d in2017 IEEE International Conference on Rebooting Computing (ICRC)(IEEE 2017) 1\u20138.","DOI":"10.1109\/ICRC.2017.8123639"},{"key":"e_1_2_12_136_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359385"},{"key":"e_1_2_12_137_1","doi-asserted-by":"crossref","unstructured":"J.Pfau M.Reuter K.Hofmann andJ.Becker \u201cDesigning Universal Logic Module FPGA Architectures for Use With Ambipolar Transistor Technology \u201d in2020 International Conference on Field\u2010Programmable Technology (ICFPT)(IEEE 2020) 165\u2013173.","DOI":"10.1109\/ICFPT51103.2020.00031"},{"key":"e_1_2_12_138_1","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"e_1_2_12_139_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.rineng.2024.103798"},{"key":"e_1_2_12_140_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3275983"},{"key":"e_1_2_12_141_1","doi-asserted-by":"crossref","unstructured":"S.Lu Q.Qu S.Jung Q.Liang andC.Pan \u201cAn Energy\u2010Efficient RFET\u2010Based Stochastic Computing Neural Network Accelerator \u201darXiv(2026): arXiv:2512.22131 [cs].","DOI":"10.36227\/techrxiv.176592058.84380101\/v2"},{"key":"e_1_2_12_142_1","doi-asserted-by":"crossref","unstructured":"D.Miyashita R.Yamaki K.Hashiyoshi et\u00a0al. \u201cA 10.4pJ\/b (32 8) LDPC Decoder with Time\u2010Domain Analog and Digital Mixed\u2010Signal Processing \u201d in2013 IEEE International Solid\u2010State Circuits Conference Digest of Technical Papers(IEEE 2013) 420\u2013421. ISSN: 2376\u20108606.","DOI":"10.1109\/ISSCC.2013.6487796"},{"key":"e_1_2_12_143_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00174243"},{"key":"e_1_2_12_144_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet\u2010cds.2013.0348"},{"key":"e_1_2_12_145_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284363"},{"key":"e_1_2_12_146_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957\u20100233\/24\/3\/035904"},{"key":"e_1_2_12_147_1","doi-asserted-by":"crossref","unstructured":"X.Chen T.Siriburanon Z.Wang et\u00a0al. \u201cA Digital\u2010to\u2010Time Converter Based on Crystal Oscillator Waveform Achieving 86\u2010fs Jitter in 22\u2010nm FD\u2010SOI CMOS \u201d in2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)(IEEE 2022) 319\u2013322. ISSN: 2375\u20100995.","DOI":"10.1109\/RFIC54546.2022.9863080"},{"key":"e_1_2_12_148_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3047619"},{"key":"e_1_2_12_149_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3340116"},{"key":"e_1_2_12_150_1","doi-asserted-by":"crossref","unstructured":"J. P.Martinez Y.He G.Galderisi et\u00a0al. \u201cThree\u2010Independent\u2010Gate Reconfigurable Transistors in 22 nm FDSOI for in\u2010Sensor Time\u2010Domain Mixed\u2010Signal Processing \u201d in 2026 IEEE International Symposium on Circuits and Systems (ISCAS) IEEE (2026):3007\u20133011 https:\/\/doi.org\/10.1109\/ISCAS66217.2026.11562063.","DOI":"10.1109\/ISCAS66217.2026.11562063"},{"key":"e_1_2_12_151_1","doi-asserted-by":"crossref","unstructured":"L. D.Tran G. I.Matthews P.Beckett andA.Stojcevski \u201cNull Convention Logic (NCL) Based Asynchronous Design \u2013 Fundamentals and Recent Advances \u201d in2017 International Conference on Recent Advances in Signal Processing Telecommunications & Computing (SigTelCom)(IEEE 2017):158\u2013163.","DOI":"10.1109\/SIGTELCOM.2017.7849815"},{"key":"e_1_2_12_152_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3194028"},{"key":"e_1_2_12_153_1","doi-asserted-by":"crossref","unstructured":"K. M.FantandS. A.Brandt \u201cNULL Convention Logic: a Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis \u201d in Proceedings of International Conference on Application Specific Systems Architectures and Processors (ASAP '96) IEEE (1996):273\u2013280 https:\/\/doi.org\/10.1109\/ASAP.1996.542821.","DOI":"10.1109\/ASAP.1996.542821"},{"key":"e_1_2_12_154_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-79800-9","volume-title":"Designing Asynchronous Circuits using NULL Convention Logic (NCL)","author":"Smith S. C.","year":"2009"},{"key":"e_1_2_12_155_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea5020081"},{"key":"e_1_2_12_156_1","doi-asserted-by":"crossref","unstructured":"M.Keyser R.Gauchi andP.\u2010E.Gaillardon \u201cAn Energy\u2010Efficient Three\u2010Independent\u2010Gate FET Cell Library for Low\u2010Power Edge Computing \u201d in2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI\u2010SoC)(IEEE 2022) 1\u20136.","DOI":"10.1109\/VLSI-SoC54400.2022.9939636"},{"key":"e_1_2_12_157_1","doi-asserted-by":"crossref","unstructured":"J.Rajendran M.Sam O.Sinanoglu andR.Karri \u201cSecurity Analysis of Integrated Circuit Camouflaging \u201d inProceedings of the 2013 ACM SIGSAC conference on Computer & Communications Security(The ACM Digital Library 2013) 709\u2013720.","DOI":"10.1145\/2508859.2516656"},{"key":"e_1_2_12_158_1","doi-asserted-by":"crossref","unstructured":"Y.Bi P.\u2010E.Gaillardon X. S.Hu M.Niemier J.\u2010S.Yuan andY.Jin \u201cLeveraging Emerging Technology for Hardware Security\u2010Case Study on Silicon Nanowire Fets and Graphene Symfets \u201d in2014 IEEE 23rd asian test symposium(IEEE 2014) 342\u2013347.","DOI":"10.1109\/ATS.2014.69"},{"key":"e_1_2_12_159_1","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"e_1_2_12_160_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6030069"},{"key":"e_1_2_12_161_1","doi-asserted-by":"crossref","unstructured":"N.Bhattacharjee V.Havel S.Kumari et\u00a0al. \u201cDynamic Reconfigurable Security Cells based on Emerging Devices Integrable in FDSOI Technology \u201d in 2024 Design Automation & Test in Europe Conference & Exhibition (DATE) IEEE (2024):1\u20136 https:\/\/doi.org\/10.23919\/DATE58400.2024.10546894.","DOI":"10.23919\/DATE58400.2024.10546894"},{"key":"e_1_2_12_162_1","doi-asserted-by":"publisher","DOI":"10.1145\/3398012"},{"key":"e_1_2_12_163_1","doi-asserted-by":"crossref","first-page":"8366","DOI":"10.1109\/ACCESS.2026.3653483","article-title":"Dual\u2010Doped Reconfigurable FETs for Hardware Security: A TCAD Approach","volume":"14","author":"Ortega R.","year":"2026","journal-title":"IEEE Access"},{"key":"e_1_2_12_164_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810459"},{"key":"e_1_2_12_165_1","unstructured":"L. L.Mankali O.Sinanoglu andS.Patnaik \u201cINSIGHT: Attacking Industry\u2010Adopted Learning Resilient Logic Locking Techniques Using Explainable Graph Neural Network \u201d in33rd USENIX Security Symposium (USENIX Security 24)(USENIX Association 2024) 91\u2013108."},{"key":"e_1_2_12_166_1","doi-asserted-by":"crossref","unstructured":"L.Alrahis S.Patnaik M.Shafique andO.Sinanoglu \u201cMuxLink: Circumventing Learning\u2010Resilient MUX\u2010Locking Using Graph Neural Network\u2010based Link Prediction \u201d in2022 Design Automation & Test in Europe Conference & Exhibition (DATE)(IEEE 2022) 694\u2013699. ISSN: 1558\u20101101.","DOI":"10.23919\/DATE54114.2022.9774603"},{"key":"e_1_2_12_167_1","doi-asserted-by":"crossref","unstructured":"Y.Aghamohammadi H.Jin andA.Rezaei \u201cGALA: An Explainable GNN\u2010based Approach for Enhancing Oracle\u2010Less Logic Locking Attacks Using Functional and Behavioral Features \u201d in2026 31st Asia and South Pacific Design Automation Conference (ASP\u2010DAC)(IEEE 2026) 924\u2013930. ISSN: 2153\u2010697X.","DOI":"10.1109\/ASP-DAC66049.2026.11420328"},{"key":"e_1_2_12_168_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_2_12_169_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3144010"},{"key":"e_1_2_12_170_1","doi-asserted-by":"crossref","unstructured":"E.GiacominandP.\u2010E.Gaillardon \u201cDifferential Power Analysis Mitigation Technique Using Three\u2010Independent\u2010Gate Field Effect Transistors \u201d in2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI\u2010SoC)(IEEE 2018) 107\u2013112.","DOI":"10.1109\/VLSI-SoC.2018.8644747"},{"key":"e_1_2_12_171_1","doi-asserted-by":"crossref","unstructured":"N.Kavand A.Darjani G.Galderisi J.Trommer T.Mikolajick andA.Kumar \u201cREDCAP: Reconfigurable RFET\u2010Based Circuits Against Power Side\u2010Channel Attacks \u201d in2024 Design Automation & Test in Europe Conference & Exhibition (DATE)(IEEE 2024) 1\u20136.","DOI":"10.23919\/DATE58400.2024.10546825"},{"key":"e_1_2_12_172_1","doi-asserted-by":"crossref","unstructured":"S.Parvin C. K.Jha F. S.Torres andR.Drechsler \u201cTrue\u2010PolyTronik: Securing Circuits Against Laser Logic State Imaging Attack Using RFET \u201d in2025 38th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)(IEEE 2025) 37\u201342.","DOI":"10.1109\/VLSID64188.2025.00020"},{"key":"e_1_2_12_173_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3030868"},{"key":"e_1_2_12_174_1","doi-asserted-by":"crossref","unstructured":"S.Rai N.Gupta A.Bhattacharjee et\u00a0al. \u201cEnd\u2010True: Emerging Nanotechnology\u2010Based Double\u2010Throughput True Random Number Generator \u201d inIFIP\/IEEE International Conference on Very Large Scale Integration\u2010System on a Chip(Springer 2021) 175\u2013203.","DOI":"10.1007\/978-3-031-16818-5_9"},{"key":"e_1_2_12_175_1","doi-asserted-by":"crossref","unstructured":"M.Raitza J.Trommer T.Mikolajick andA.Kumar \u201cEND\u2010TRUE: Emerging Nanotechnology\u2010Based Double\u2010Throughput True Random Number Generator \u201d inVLSI\u2010SoC: Technology Advancement on SoC Design: 29th IFIP WG 10.5\/IEEE International Conference on Very Large Scale Integration VLSI\u2010SoC 2021 Singapore October 4\u20138 2021 Revised and Extended Selected Papers(Springer Nature 2022) 175.","DOI":"10.1007\/978-3-031-16818-5_9"},{"key":"e_1_2_12_176_1","doi-asserted-by":"crossref","unstructured":"A.Rupani S.Rai andA.Kumar \u201cExploiting Emerging Reconfigurable Technologies for Secure Devices \u201d in2019 22nd Euromicro Conference on Digital System Design (DSD)(IEEE 2019) 668\u2013671.","DOI":"10.1109\/DSD.2019.00107"},{"issue":"1","key":"e_1_2_12_177_1","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1021\/acsaelm.5c02244","article-title":"Two\u2010Dimensional Triple\u2010Gated Transistors for Multi\u2010Input Logic and Multistate Secure Communication","volume":"8","author":"Li X.","year":"2026","journal-title":"ACS Applied Electronic Materials"},{"key":"e_1_2_12_178_1","doi-asserted-by":"crossref","unstructured":"N.Bhattacharjee G.Galderisi Y.He et\u00a0al. \u201cCircuit Polymorphism Enabled by RFET Devices Processed on Industrial FDSOI \u201d in2025 9th IEEE Electron Devices Technology and Manufacturing Conference (EDTM)(IEEE 2025).","DOI":"10.1109\/EDTM61175.2025.11040419"},{"key":"e_1_2_12_179_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3170284"},{"key":"e_1_2_12_180_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361\u20106641\/ac2315"},{"key":"e_1_2_12_181_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361\u20106641\/ac8c67"},{"key":"e_1_2_12_182_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3371950"},{"key":"e_1_2_12_183_1","doi-asserted-by":"crossref","unstructured":"A.Kumar T.Chaudhary B.Raj A.Srivastava andY.Thakur \u201cDesign and Analysis of Nanowire and Nanosheet FETs for Ultra\u2010Scaled High\u2010Density Logic and Memory Application \u201d in2026 International Conference on Intelligent Processing Hardware Electronics and Radio Systems (CIPHER)(IEEE 2026) 1\u20135.","DOI":"10.1109\/CIPHER70417.2026.11523762"},{"key":"e_1_2_12_184_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104815"},{"key":"e_1_2_12_185_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361\u20106641\/ac047c"},{"key":"e_1_2_12_186_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361\u20106641\/ac2314"},{"key":"e_1_2_12_187_1","doi-asserted-by":"publisher","DOI":"10.48084\/etasr.14370"},{"key":"e_1_2_12_188_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3347628"},{"key":"e_1_2_12_189_1","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.1c03557"},{"key":"e_1_2_12_190_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202520019"},{"key":"e_1_2_12_191_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928\u2010022\u201000858\u2010z"},{"key":"e_1_2_12_192_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsaelm.5c01472"},{"key":"e_1_2_12_193_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.5c03875"},{"key":"e_1_2_12_194_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3229767"},{"key":"e_1_2_12_195_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3279349"},{"key":"e_1_2_12_196_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201902761"},{"key":"e_1_2_12_197_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.31"},{"key":"e_1_2_12_198_1","doi-asserted-by":"crossref","unstructured":"S.Patil J.Sakhuja A. K.Singh et\u00a0al. \u201cSchottky Barrier MOSFET Enabled Ultra\u2010Low Power Real\u2010Time Neuron for Neuromorphic Computing \u201d in2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)(IEEE 2023):1\u20133.","DOI":"10.1109\/EDTM55494.2023.10103118"},{"key":"e_1_2_12_199_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.3c13945"},{"key":"e_1_2_12_200_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2898448"},{"key":"e_1_2_12_201_1","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v38i11.29114"},{"key":"e_1_2_12_202_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2025.3634334"},{"key":"e_1_2_12_203_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3238725"},{"key":"e_1_2_12_204_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202101036"},{"key":"e_1_2_12_205_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.4c08345"},{"key":"e_1_2_12_206_1","doi-asserted-by":"publisher","DOI":"10.1002\/admt.202501768"},{"key":"e_1_2_12_207_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.0c12595"},{"key":"e_1_2_12_208_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2713460"},{"key":"e_1_2_12_209_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467\u2010021\u201023719\u20103"},{"key":"e_1_2_12_210_1","doi-asserted-by":"crossref","unstructured":"J. P.Martinez N.Bhattacharjee Y.He et\u00a0al. \u201cBi\u2010Linearity of Back Gated Schottky Barrier Transistors on an Industrial 22nm FDSOI Platform for Efficient In\u2010Hardware Matrix\u2010Vector Multiplication and Addition \u201d in2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)(IEEE 2025) 470\u2013474. ISSN: 2474\u20109672.","DOI":"10.1109\/NewCAS64648.2025.11107039"},{"key":"e_1_2_12_211_1","doi-asserted-by":"crossref","unstructured":"S.Zhang J.Gu S.Yin L.Liu andS.Wei \u201cA Multiple\u2010Precision Multiply and Accumulation Design with Multiply\u2010Add Merged Strategy for AI Accelerating \u201d inProceedings of the 26th Asia and South Pacific Design Automation Conference(ACM 2021) 229\u2013234.","DOI":"10.1145\/3394885.3431531"},{"key":"e_1_2_12_212_1","doi-asserted-by":"crossref","unstructured":"S.Park S.Kim S.Cheon T.Jung J.Ahn andS.Jeon \u201cCMOS\u2010Compatible Oxide TFT\u2010Based 2T\u20102C Near\u2010Pixel Analog Compute Cell with ADC\/DAC\u2010Free Sensor Interface for Energy\u2010Efficient Feature Extraction \u201d in2025 IEEE International Electron Devices Meeting (IEDM)(IEEE 2025) 1\u20134. ISSN: 2156\u2010017X.","DOI":"10.1109\/IEDM50572.2025.11353863"},{"key":"e_1_2_12_213_1","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5c01409"},{"key":"e_1_2_12_214_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.device.2023.100218"},{"key":"e_1_2_12_215_1","doi-asserted-by":"crossref","unstructured":"N.Bhattacharjee M.Reuter K.Hofmann T.Mikolajick andJ.Trommer \u201cSingle Transistor Analog Building Blocks: Exploiting Back\u2010Bias Reconfigurable Devices \u201d in2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)(IEEE 2023) 1\u20135. ISSN: 2474\u20109672.","DOI":"10.1109\/NEWCAS57931.2023.10198128"},{"key":"e_1_2_12_216_1","doi-asserted-by":"crossref","unstructured":"A.Tunga J.Kang Z.Zhao A.Shukla W.Zhu andS.Rakheja \u201cModeling of Content Addressable Memory Using 2D Reconfigurable Transistors \u201d in2024 Device Research Conference (DRC)(IEEE 2024) 1\u20132.","DOI":"10.1109\/DRC61706.2024.10605524"},{"key":"e_1_2_12_217_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361\u20106528\/ae53ee"},{"key":"e_1_2_12_218_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467\u2010026\u201075864\u20102"},{"key":"e_1_2_12_219_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3259940"},{"key":"e_1_2_12_220_1","doi-asserted-by":"publisher","DOI":"10.1063\/5.0179424"},{"key":"e_1_2_12_221_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202301063"},{"issue":"8047","key":"e_1_2_12_222_1","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1038\/s41586-024-08253-8","article-title":"Neuromorphic Computing at Scale","volume":"637","author":"Kudithipudi D.","year":"2025","journal-title":"Nature"},{"key":"e_1_2_12_223_1","doi-asserted-by":"crossref","unstructured":"V.Sessi H.Mulaosmanovic R.Hentschel S.Pregl T.Mikolajick andW. M.Weber \u201cJunction Tuning by Ferroelectric Switching in Silicon Nanowire Schottky\u2010Barrier Field Effect Transistors \u201d in2018 IEEE 18th International Conference on Nanotechnology (IEEE\u2010NANO)(IEEE 2018) 1\u20134.","DOI":"10.1109\/NANO.2018.8626257"},{"key":"e_1_2_12_224_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201901244"},{"key":"e_1_2_12_225_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.1c07505"},{"key":"e_1_2_12_226_1","doi-asserted-by":"crossref","unstructured":"D.Nazzari C.Rossi V.Wahler et\u00a0al. \u201cNon\u2010Volatile Reconfigurable Transistor via Ferroelectric Modulation: Fabrication Strategy and TCAD Simulations \u201d in2025 International Semiconductor Conference (CAS)(IEEE 2025) 3\u201311.","DOI":"10.1109\/CAS66707.2025.11222346"},{"key":"e_1_2_12_227_1","unstructured":"V.Wahler D.Nazzari L.Wind et\u00a0al. \u201cFerroelectric Schottky Barrier FETs with a Metal Interlayer for Neuromorphic Applications \u201din 2026 IEEE European Solid\u2010State Electronics Research Conference (ESSERC) 2026. Accepted for publication; presented at ESSERC 2026; proceedings forthcoming."},{"key":"e_1_2_12_228_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202417887"},{"key":"e_1_2_12_229_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jallcom.2025.181106"},{"key":"e_1_2_12_230_1","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.4c06118"},{"key":"e_1_2_12_231_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.5c16593"},{"key":"e_1_2_12_232_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800887"},{"key":"e_1_2_12_233_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.1c24327"},{"key":"e_1_2_12_234_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.5c24824"},{"key":"e_1_2_12_235_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202419104"},{"key":"e_1_2_12_236_1","doi-asserted-by":"crossref","unstructured":"A.Kramer J.Kulenkampff andK.Hofmann \u201cReconfigurable Operational Amplifiers Utilizing Emerging RFETs \u201d in2025 IEEE 68th International Midwest Symposium on Circuits and Systems (MWSCAS)(IEEE 2025) 1021\u20131025.","DOI":"10.1109\/MWSCAS53549.2025.11244394"},{"key":"e_1_2_12_237_1","unstructured":"Y.He J. P.Martinez J.Kulenkampff et\u00a0al. \u201cAnalog FoMs and Programmable Analog Building Blocks of TIG\u2010RFETs in 22 nm FDSOI Technology \u201d in2026 IEEE European Solid\u2010State Electronics Research Conference (ESSERC)(IEEE 2026)."},{"key":"e_1_2_12_238_1","doi-asserted-by":"crossref","unstructured":"A.Fuchsberger A.Dobler L.Wind et\u00a0al. \u201cElectrostatically Adaptable Current Mirror based on Germanium Field\u2010Effect Transistors \u201d in2025 IEEE International Symposium on Circuits and Systems (ISCAS)(IEEE 2025) 1\u20135.","DOI":"10.1109\/ISCAS56072.2025.11043600"},{"key":"e_1_2_12_239_1","doi-asserted-by":"crossref","unstructured":"M.Reuter A.Kramer T.Krauss J.Pfau J.Becker andK.Hofmann \u201cReconfiguring an RFET Based Differential Amplifier \u201d in2022 IEEE 40th Central America and Panama Convention (CONCAPAN)(IEEE 2022) 1\u20136.","DOI":"10.1109\/CONCAPAN48024.2022.9997726"},{"key":"e_1_2_12_240_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2021.1908618"},{"issue":"32","key":"e_1_2_12_241_1","doi-asserted-by":"crossref","DOI":"10.1088\/1361-6528\/acd2e3","article-title":"Two\u2010Dimensional Material\u2010Based Complementary Ambipolar Field\u2010Effect Transistors with Ohmic\u2010Like Contacts","volume":"34","author":"Park J.","year":"2023","journal-title":"Nanotechnology"},{"issue":"11","key":"e_1_2_12_242_1","doi-asserted-by":"crossref","first-page":"928","DOI":"10.1109\/JDT.2013.2293181","article-title":"Source\u2010Gated Transistors for Power\u2010and Area\u2010Efficient AMOLED Pixel Circuits","volume":"10","author":"Xu X.","year":"2014","journal-title":"Journal of Display Technology"},{"key":"e_1_2_12_243_1","doi-asserted-by":"publisher","DOI":"10.1088\/2399\u20101984\/ad92d1"},{"issue":"49","key":"e_1_2_12_244_1","doi-asserted-by":"crossref","DOI":"10.1002\/smll.202303595","article-title":"Exploiting Ambipolarity in Graphene Field\u2010Effect Transistors for Novel Designs on High\u2010Frequency Analog Electronics","volume":"19","author":"Pasadas F.","year":"2023","journal-title":"Small"},{"key":"e_1_2_12_245_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2025.3581677"},{"key":"e_1_2_12_246_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2026.3656188"},{"key":"e_1_2_12_247_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202203753"},{"key":"e_1_2_12_248_1","doi-asserted-by":"publisher","DOI":"10.1186\/s11671\u2010023\u201003884\u20108"},{"issue":"1","key":"e_1_2_12_249_1","doi-asserted-by":"crossref","first-page":"1522","DOI":"10.1038\/s41467-021-21861-6","article-title":"Near\u2010Ideal Van der Waals Rectifiers Based on All\u2010Two\u2010Dimensional Schottky Junctions","volume":"12","author":"Zhang X.","year":"2021","journal-title":"Nature Communications"},{"key":"e_1_2_12_250_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mne.2024.100246"},{"issue":"42","key":"e_1_2_12_251_1","doi-asserted-by":"crossref","first-page":"38895","DOI":"10.1021\/acsami.9b10698","article-title":"Multimode Signal Processor Unit Based on the Ambipolar WSe2\u2013Cr Schottky Junction","volume":"11","author":"Chen Y.","year":"2019","journal-title":"ACS Applied Materials & Interfaces"},{"key":"e_1_2_12_252_1","doi-asserted-by":"publisher","DOI":"10.7567\/APEX.9.024101"},{"key":"e_1_2_12_253_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598\u2010019\u201054627\u20108"},{"key":"e_1_2_12_254_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202009436"},{"key":"e_1_2_12_255_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41378\u2010026\u201001276\u20103"},{"key":"e_1_2_12_256_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598\u2010026\u201068365\u20101"},{"key":"e_1_2_12_257_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3485600"},{"key":"e_1_2_12_258_1","doi-asserted-by":"crossref","unstructured":"B. N.Wesling M.Deng T.Chohan et\u00a0al. \u201cSmall\u2010Signal Characterization and Modelling of a Back\u2010Bias Reconfigurable Field\u2010Effect Transistor \u201d in2024 IEEE European Solid\u2010State Electronics Research Conference (ESSERC)(IEEE 2024) 741\u2013744.","DOI":"10.1109\/ESSERC62670.2024.10719561"},{"key":"e_1_2_12_259_1","doi-asserted-by":"publisher","DOI":"10.1002\/admt.202401889"},{"key":"e_1_2_12_260_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41377\u2010024\u201001698\u20106"},{"key":"e_1_2_12_261_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.4c13679"},{"key":"e_1_2_12_262_1","doi-asserted-by":"publisher","DOI":"10.1007\/s40843\u2010024\u20102944\u20100"},{"key":"e_1_2_12_263_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl050631x"},{"issue":"2","key":"e_1_2_12_264_1","doi-asserted-by":"crossref","DOI":"10.1063\/5.0320582","article-title":"Optical Sensing Performance and Electrostatic Reliability of Silicon Nanowire Reconfigurable Phototransistors","volume":"2","author":"Sharma V.","year":"2026","journal-title":"APL Electronic Devices"},{"key":"e_1_2_12_265_1","doi-asserted-by":"crossref","unstructured":"V.Sharma N.Kumar P.Singh A.Gupta andS.Das \u201cBias\u2010Tunable Optical Response of Silicon Nanowire Reconfigurable Phototransistor \u201d in2025 IEEE European Solid\u2010State Electronics Research Conference (ESSERC)(IEEE 2025) 345\u2013348. ISSN: 2643\u20101319.","DOI":"10.1109\/ESSERC66193.2025.11213967"},{"key":"e_1_2_12_266_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jallcom.2024.178339"},{"key":"e_1_2_12_267_1","doi-asserted-by":"publisher","DOI":"10.1039\/C4NR03170A"},{"key":"e_1_2_12_268_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.520500"},{"key":"e_1_2_12_269_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.23.007209"},{"key":"e_1_2_12_270_1","doi-asserted-by":"crossref","unstructured":"A.Kramer T.Krauss M.Reuter J.Kulenkampff D.Korner andK.Hofmann \u201cPlanar FDSOI Reconfigurable Schottky Barrier FETs for Gas Sensing \u201d in2025 IEEE 37th International Conference on Microelectronic Test Structures (ICMTS)(IEEE 2025) 1\u20135.","DOI":"10.1109\/ICMTS63811.2025.11068921"},{"issue":"2","key":"e_1_2_12_271_1","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1007\/s12274-013-0393-8","article-title":"Schottky Barrier\u2010Based Silicon Nanowire pH Sensor with Live Sensitivity Control","volume":"7","author":"Z\u00f6rgiebel F. M.","year":"2014","journal-title":"Nano Research"},{"issue":"7","key":"e_1_2_12_272_1","doi-asserted-by":"crossref","first-page":"4472","DOI":"10.1021\/acs.nanolett.6b01648","article-title":"Label\u2010Free Ultrasensitive Memristive Aptasensor","volume":"16","author":"Tzouvadaki I.","year":"2016","journal-title":"Nano letters"},{"issue":"8","key":"e_1_2_12_273_1","doi-asserted-by":"crossref","first-page":"4991","DOI":"10.1021\/acs.nanolett.6b01707","article-title":"Compact Nanowire Sensors Probe Microdroplets","volume":"16","author":"Sch\u00fctt J.","year":"2016","journal-title":"Nano letters"},{"key":"e_1_2_12_274_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2019.2952333"},{"key":"e_1_2_12_275_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12633\u2010022\u201001658\u2010y"},{"key":"e_1_2_12_276_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micrna.2024.207923"},{"issue":"5","key":"e_1_2_12_277_1","doi-asserted-by":"crossref","first-page":"2023","DOI":"10.1007\/s12633-023-02812-w","article-title":"Spacer\u2010Engineered Reconfigurable Silicon Nanowire Schottky Barrier Transistor as a Label\u2010Free Biosensor","volume":"16","author":"Kumar A.","year":"2024","journal-title":"Silicon"},{"issue":"4","key":"e_1_2_12_278_1","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1007\/s12668-026-02504-w","article-title":"A Computational Modeling for Reconfigurable Biosensors","volume":"16","author":"Grasso R.","year":"2026","journal-title":"Bionanoscience"},{"key":"e_1_2_12_279_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928\u2010023\u201001020\u2010z"},{"key":"e_1_2_12_280_1","doi-asserted-by":"crossref","unstructured":"J.Qian R.Grasso andS.Carrara \u201cIn\u2010Sensor Computing by Reconfigurable Field\u2010Effect Transistors \u201d in2026 IEEE International Symposium on Circuits and Systems (ISCAS)(IEEE 2026).","DOI":"10.1109\/ISCAS66217.2026.11562302"},{"key":"e_1_2_12_281_1","doi-asserted-by":"publisher","DOI":"10.1038\/s44287\u2010025\u201000157\u20107"},{"key":"e_1_2_12_282_1","doi-asserted-by":"publisher","DOI":"10.1063\/5.0147208"},{"key":"e_1_2_12_283_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2854701"},{"key":"e_1_2_12_284_1","doi-asserted-by":"crossref","unstructured":"J.Trommer A.Heinzig T.Baldauf et\u00a0al. \u201cReconfigurable Nanowire Transistors with Multiple Independent Gates for Efficient and Programmable Combinational Circuits \u201d in2016 Design Automation & Test in Europe Conference & Exhibition (DATE)(IEEE 2016) 169\u2013174.","DOI":"10.3850\/9783981537079_0206"},{"key":"e_1_2_12_285_1","doi-asserted-by":"crossref","unstructured":"E.Giacomin J. R.Gonzalez andP. E.Gaillardon \u201cLow\u2010Power Multiplexer Designs Using Three\u2010Independent\u2010Gate Field Effect Transistors \u201d in2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)(IEEE 2017) 33\u201338.","DOI":"10.1109\/NANOARCH.2017.8053723"},{"key":"e_1_2_12_286_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2277958"},{"key":"e_1_2_12_287_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.891258"},{"key":"e_1_2_12_288_1","doi-asserted-by":"crossref","DOI":"10.1515\/9783111054421","volume-title":"Nanoelectronics","author":"Knoch J.","year":"2024"},{"key":"e_1_2_12_289_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3081527"},{"key":"e_1_2_12_290_1","doi-asserted-by":"crossref","unstructured":"C.Beyer T.Mikolajick J.Knoch andJ.Trommer \u201cDynamic Compensation of Threshold\u2010Voltage Shift in SiGe SB\u2010FET for Operation in Ultra\u2010wide Temperature Range \u201d in2025 Device Research Conference (DRC)(IEEE 2025) 1\u20132.","DOI":"10.1109\/DRC66027.2025.11215163"},{"key":"e_1_2_12_291_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2025.3647706"},{"key":"e_1_2_12_292_1","doi-asserted-by":"publisher","DOI":"10.1038\/s43588\u2010024\u201000712\u20106"},{"key":"e_1_2_12_293_1","doi-asserted-by":"crossref","unstructured":"Y.He J. P.Martinez G.Galderisi et\u00a0al. \u201cOn the Unusual HCI Degradation of Nanoscale Back\u2010Bias RFETs in 22nm FDSOI Technology \u201d in2025 IEEE European Solid\u2010State Electronics Research Conference (ESSERC)(IEEE 2025) 53\u201356.","DOI":"10.1109\/ESSERC66193.2025.11213944"},{"key":"e_1_2_12_294_1","doi-asserted-by":"crossref","unstructured":"G.Galderisi T.Mikolajick andJ.Trommer \u201cReliability of Reconfigurable Field Effect Transistors: Early Analysis of Bias Temperature Instability \u201d in2024 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)(IEEE 2024) 1\u20137.","DOI":"10.1109\/IPFA61654.2024.10691045"},{"key":"e_1_2_12_295_1","doi-asserted-by":"crossref","DOI":"10.1016\/j.mee.2025.112374","article-title":"Impact of Bias Temperature Instability on Reconfigurable Field Effect Transistors and Circuits","volume":"300","author":"Galderisi G.","year":"2025","journal-title":"Microelectronic Engineering"},{"key":"e_1_2_12_296_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2012.2192143"},{"key":"e_1_2_12_297_1","doi-asserted-by":"crossref","unstructured":"M.Seok P. R.Kinget T.Yang J.Li andD.Kim \u201cRecent Advances in In\u2010Situ and In\u2010Field Aging Monitoring and Compensation for Integrated Circuits: Invited Paper \u201d in2018 IEEE International Reliability Physics Symposium (IRPS)(IEEE 2018) 5C.1\u20131\u20135C.1\u20136.","DOI":"10.1109\/IRPS.2018.8353612"},{"key":"e_1_2_12_298_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.07.085"},{"key":"e_1_2_12_299_1","doi-asserted-by":"crossref","unstructured":"S.Mhira V.Huard D.Arora P.Flatresse andA.Bravaix \u201cResilient Automotive Products Through Process Temperature and Aging Compensation Schemes \u201d in2018 IEEE International Reliability Physics Symposium (IRPS)(IEEE 2018) 3D.1\u20131\u20133D.1\u20137. ISSN: 1938\u20101891.","DOI":"10.1109\/IRPS.2018.8353568"},{"key":"e_1_2_12_300_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.12.006"},{"key":"e_1_2_12_301_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2010.10.022"},{"key":"e_1_2_12_302_1","doi-asserted-by":"publisher","DOI":"10.26599\/NR.2025.94907225"},{"key":"e_1_2_12_303_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2007.04.059"},{"key":"e_1_2_12_304_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2022692"},{"key":"e_1_2_12_305_1","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.2c10737"},{"key":"e_1_2_12_306_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586\u2010019\u20101013\u2010x"},{"key":"e_1_2_12_307_1","doi-asserted-by":"publisher","DOI":"10.1038\/s44287\u2010024\u201000038\u20105"},{"key":"e_1_2_12_308_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3229047"},{"key":"e_1_2_12_309_1","doi-asserted-by":"crossref","unstructured":"J. P.Martinez N.Bhattacharjee Y.He et\u00a0al. \u201cVerilog\u2010a Look\u2010Up Table Model of a Tig\u2010rfet Compatible with 22 nm fdsoi Design Rules Satisfying Gummel Symmetry \u201d in2025 14th International Conference on Modern Circuits and Systems Technologies (MOCAST)(IEEE 2025) 1\u20134.","DOI":"10.1109\/MOCAST65744.2025.11083914"},{"key":"e_1_2_12_310_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3136981"},{"key":"e_1_2_12_311_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2025.3614492"},{"key":"e_1_2_12_312_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3064961"},{"key":"e_1_2_12_313_1","unstructured":"A.Kloes A.Karmankar J. P.Martinez J.Trommer andM.Schwarz \u201cDynamic Charge Partitioning in Dual\u2010Independent\u2010Gate Reconfigurable Field\u2010Effect Transistors and Verilog\u2010A Compact Model \u201din 2026 IEEE European Solid\u2010State Electronics Research Conference (ESSERC) 2026. Accepted for publication; presented at ESSERC 2026; proceedings forthcoming."},{"key":"e_1_2_12_314_1","unstructured":"A.Arslane C.Mukherjee R. K.Nirala et\u00a0al. \u201cCompact Modelling of Reconfigurable Field Effect Transistors for Analog Circuit Design \u201din 2026 IEEE European Solid\u2010State Electronics Research Conference (ESSERC) 2026. Accepted for publication; presented at ESSERC 2026; proceedings forthcoming."},{"key":"e_1_2_12_315_1","doi-asserted-by":"crossref","unstructured":"W.Sun B.Li G.Shi et\u00a0al. \u201cAn Efficient Ferroelectric Reconfigurable FET Compact Model for Reprogrammable Circuit Design \u201d in2025 International Symposium of Electronics Design Automation (ISEDA)(IEEE 2025) 655\u2013660.","DOI":"10.1109\/ISEDA65950.2025.11100336"},{"key":"e_1_2_12_316_1","doi-asserted-by":"publisher","DOI":"10.1109\/OJCS.2023.3247752"},{"key":"e_1_2_12_317_1","doi-asserted-by":"crossref","unstructured":"S.Rai M.Raitza andA.Kumar \u201cTechnology Mapping Flow for Emerging Reconfigurable Silicon Nanowire Transistors \u201d in2018 Design Automation & Test in Europe Conference & Exhibition (DATE)(IEEE 2018) 767\u2013772. ISSN: 1558\u20101101.","DOI":"10.23919\/DATE.2018.8342110"},{"key":"e_1_2_12_318_1","doi-asserted-by":"publisher","DOI":"10.3390\/chips3020008"},{"key":"e_1_2_12_319_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2358884"},{"key":"e_1_2_12_320_1","doi-asserted-by":"crossref","unstructured":"S.Bobba M.De Marchi Y.Leblebici andG.De Micheli \u201cPhysical Synthesis onto a Sea\u2010of\u2010Tiles with Double\u2010Gate Silicon Nanowire Transistors \u201d inProceedings of the 49th Annual Design Automation Conference DAC '12 (Association for Computing Machinery 2012) 42\u201347.","DOI":"10.1145\/2228360.2228369"},{"key":"e_1_2_12_321_1","doi-asserted-by":"crossref","unstructured":"A.Krinke S.Rai A.Kumar andJ.Lienig \u201cExploring Physical Synthesis for Circuits based on Emerging Reconfigurable Nanotechnologies \u201d in2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)(IEEE 2021) 1\u20139. ISSN: 1558\u20102434.","DOI":"10.1109\/ICCAD51958.2021.9643439"},{"key":"e_1_2_12_322_1","doi-asserted-by":"crossref","unstructured":"S.Lu Z.Pei L.Shang S.Jung andC.Pan \u201cA Technology\/Circuit Co\u2010design Framework for Emerging Reconfigurable Devices \u201d in2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)(IEEE 2023) 1123\u20131127. ISSN: 1558\u20103899.","DOI":"10.1109\/MWSCAS57524.2023.10406005"},{"key":"e_1_2_12_323_1","doi-asserted-by":"crossref","unstructured":"J.\u2010J.Nian S.\u2010H.Tsai andC.\u2010Y.Huang \u201cA Unified Multi\u2010Corner Multi\u2010Mode Static Timing Analysis Engine \u201d in2010 15th Asia and South Pacific Design Automation Conference (ASP\u2010DAC)(IEEE 2010) 669\u2013674. ISSN: 2153\u2010697X.","DOI":"10.1109\/ASPDAC.2010.5419804"},{"key":"e_1_2_12_324_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811446"},{"key":"e_1_2_12_325_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.913762"},{"key":"e_1_2_12_326_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816217"},{"key":"e_1_2_12_327_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"}],"container-title":["Advanced Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/advs.78121","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/full-xml\/10.1002\/advs.78121","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/advs.78121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,15]],"date-time":"2026-10-15T03:07:58Z","timestamp":1792033678000},"score":1,"resource":{"primary":{"URL":"https:\/\/advanced.onlinelibrary.wiley.com\/doi\/10.1002\/advs.78121"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10,14]]},"references-count":326,"alternative-id":["10.1002\/advs.78121"],"URL":"https:\/\/doi.org\/10.1002\/advs.78121","archive":["Portico"],"relation":{},"ISSN":["2198-3844","2198-3844"],"issn-type":[{"value":"2198-3844","type":"print"},{"value":"2198-3844","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,10,14]]},"assertion":[{"value":"2026-06-30","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-09-22","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-10-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"e78121"}}