{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:04:03Z","timestamp":1725458643840},"publisher-location":"Boston","reference-count":16,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402075286"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-306-48709-8_35","type":"book-chapter","created":{"date-parts":[[2005,12,30]],"date-time":"2005-12-30T11:21:38Z","timestamp":1135941698000},"page":"485-497","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Functional Unit Assignment for Low Power"],"prefix":"10.1007","author":[{"given":"Steve","family":"Haga","sequence":"first","affiliation":[]},{"given":"Natsha","family":"Reeves","sequence":"additional","affiliation":[]},{"given":"Rajeev","family":"Barua","sequence":"additional","affiliation":[]},{"given":"Diana","family":"Marculescu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"35_CR1","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/92.335011","volume":"2","author":"M. Alidina","year":"1994","unstructured":"M. Alidina, J. Monteiro, S. Devadas, and Papaefthymiou. \u201cPrecomputation-Based Sequential Logic Optimization for Low Power.\u201d IEEE Transactions on VLSI Systems, Vol. 2, No. 4, pp. 426\u2013436, April 1994.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"6","key":"35_CR2","doi-asserted-by":"crossref","first-page":"630","DOI":"10.1109\/43.503933","volume":"15","author":"L. Benini","year":"1996","unstructured":"L. Benini and G. D. Micheli. \u201cTransformation and Synthesis of FSMs for Low Power Gated Clock Implementation.\u201d IEEE Transactions on Computer Aided Design, Vol. 15, No. 6, pp. 630\u2013643, June 1996.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"D. Brooks and M. Martonosi. \u201cDynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance.\u201d In Proceedings of the 5th International Symposium on High Performance Computer Architecture (HPCA), pp. 13\u201322, January 1999.","DOI":"10.1109\/HPCA.1999.744314"},{"key":"35_CR4","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. \u201cWattch: A Framework for Architectural-Level Power Analysis and Optimizations.\u201d In Proceedings of the 27th International Symposium on Computer Architecture (ISCA), Vancouver, British Columbia, June 2000.","DOI":"10.1145\/339647.339657"},{"key":"35_CR5","series-title":"Technical Report","volume-title":"The SimpleScalar Tool Set","author":"D. Burger","year":"1997","unstructured":"D. Burger and T. Austin. \u201cThe SimpleScalar Tool Set, Version 2.0.\u201d Technical Report TR 1342, University of Wisconsin, Madison, WI, June 1997."},{"key":"35_CR6","unstructured":"J.-M. Chang and M. Pedram. \u201cModule Assignment for Low Power.\u201d In Proceedings of the European Conference on Design Automation (EDAC), pp. 376\u2013381, September 1996."},{"key":"35_CR7","unstructured":"S. P. E. Corporation. The SPEC Benchmark Suites. http:\/\/www.spec.org\/ ."},{"key":"35_CR8","volume-title":"Computer Architecture A Quantitative Approach","author":"J. Hennessy","year":"1996","unstructured":"J. Hennessy and D. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann, Palo Alto, CA, second edition, 1996.","edition":"second edition"},{"key":"35_CR9","doi-asserted-by":"crossref","unstructured":"M. Johnson, D. Somasekhar, and K. Roy. \u201cLeakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS.\u201d In Design Automation Conference (DAC), pp. 442\u2013445, June 1999.","DOI":"10.1145\/309847.309976"},{"key":"35_CR10","unstructured":"B. Klass, D. E. Thomas, H. Schmidt, and D. E. \u201cNagle. Modeling Inter-Instruction Energy Effects in a Digital Signal Processor.\u201d In Power-Driven Microarchitecture Workshop, in Conjunction with ISCA, June 1998."},{"key":"35_CR11","doi-asserted-by":"crossref","unstructured":"L. Kruse, E Schmidt, G. Jochenshar, and W. Nebel. \u201cLower and Upper Bounds on the Switching Activity in Scheduling Data Flow Graphs.\u201d In Proceedings of the International Symposium on Low Power Design, pp. 115\u2013120, August 1999.","DOI":"10.1145\/313817.313891"},{"key":"35_CR12","unstructured":"T. C. Lee, V. Tiwari, S. Malik, and M. Fuhita. \u201cPower Analysis and Minimization Techniques for Embedded DSP Software.\u201d IEEE Transactions on VLSI Systems, March 1997."},{"issue":"7","key":"35_CR13","doi-asserted-by":"crossref","first-page":"973","DOI":"10.1109\/43.771179","volume":"18","author":"R. Marculescu","year":"1999","unstructured":"R. Marculescu, D. Marculescu, and M. Pedram. \u201cSequence Compaction for Power Estimation: Theory and Practice.\u201d IEEE Transactions on Computer Aided Design, Vol. 18, No. 7, pp. 973\u2013993, 1999.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"35_CR14","volume-title":"Low Power Design in Deep Submicron Electronics","author":"J. Mermet","year":"1997","unstructured":"J. Mermet and W. Nebel. Low Power Design in Deep Submicron Electronics. Kluwer Academic Publishers, Norwell, MA, 1997."},{"issue":"1","key":"35_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/225871.225877","volume":"1","author":"M. Pedram","year":"1996","unstructured":"M. Pedram. \u201cPower Minimization in IC Design: Principles and Applications.\u201d ACM Transactions on Design Automation of Electronic Systems, Vol. 1, No. 1, pp. 1\u201354, January 1996.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"35_CR16","doi-asserted-by":"crossref","unstructured":"V. Tiwari, S. Malik, and P. Ashar. \u201cGuarded Evaluation: Pushing Power Management to Logic Synthesis\/Design.\u201d In Proceedings of the ACM\/IEEE International Symposium on Low Power Design, pp. 139\u2013142, April 1994.","DOI":"10.1145\/224081.224120"}],"container-title":["Embedded Software for SoC"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-306-48709-8_35.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:52:12Z","timestamp":1605642732000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-306-48709-8_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402075286"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/0-306-48709-8_35","relation":{},"subject":[]}}