{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:03:47Z","timestamp":1725458627698},"publisher-location":"Boston","reference-count":16,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402075286"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-306-48709-8_7","type":"book-chapter","created":{"date-parts":[[2005,12,30]],"date-time":"2005-12-30T06:21:38Z","timestamp":1135923698000},"page":"83-93","source":"Crossref","is-referenced-by-count":0,"title":["Systematic Embedded Software Generation from Systemc"],"prefix":"10.1007","author":[{"given":"F.","family":"Herrera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Posadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"S\u00e1nchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Villar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"A. Allan, D. Edenfeld, W. Joyner, A. Kahng, M. Rodgers, and Y. Zorian. \u201c2001 Technology Roadmap for Semiconductors\u201d. IEEE Computer January 2002.","DOI":"10.1109\/2.976918"},{"key":"7_CR2","unstructured":"International Technology Roadmap for Semiconductors. 2001 Update. Design. Editions at http:\/\/public.itrs.net ."},{"key":"7_CR3","unstructured":"J. Borel. \u201cSoC design challenges: The EDA Medea Roadmap.\u201d In E. Villar (ed)., Design of HW\/SW Embedded Systems. University of Cantabria. 2001."},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"L. Geppert. \u201cElectronic design automation.\u201d IEEE Spectrum, Vol. 37, No. 1, January 2000.","DOI":"10.1109\/6.815442"},{"key":"7_CR5","unstructured":"G. Prophet. \u201cSystem Level Design Languages: to C or not to C?.\u201d EDN Europe. October 1999. www.ednmag.com."},{"key":"7_CR6","unstructured":"P. S\u00e1nchez. \u201cEmbedded SW and RTOS.\u201d In E. Villar (ed.), Design of HW\/SW Embedded Systems. University of Cantabria. 2001."},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"F. Baladin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vicentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Codesign of Embedded Systems: The POLIS Approach. Kluwer. 1997.","DOI":"10.1007\/978-1-4615-6127-9"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"R. K. Gupta. \u201cCo-synthesis of Hardware and Software for Digital Embedded Systems.\u201d Ed. Kluwer. August 1995. ISBN 0-7923-9613-8.","DOI":"10.1007\/978-1-4615-2287-4"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"D. Desmet, D. Verkest, and H. de Man. \u201cOperating System Based Software Generation for System-On-Chip.\u201d Proceedings of Design Automation Conference, June 2000.","DOI":"10.1145\/337292.337509"},{"issue":"3","key":"7_CR10","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1023\/A:1008002332109","volume":"21","author":"D. Verkest","year":"1999","unstructured":"D. Verkest, J. da Silva, C. Ykman, K. C. Roes, M. Miranda, S. Wuytack, G. de Jong, F. Catthoor, and H. de Man. \u201cMatisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management.\u201d Journal of VLSI signal Processing, Vol. 21, No. 3, pp. 277\u2013291, July 1999.","journal-title":"Journal of VLSI signal Processing"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"M. Diaz-Nava, W. Ces\u00e1rio, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, and A. A. Jerraya. \u201cComponent-Based Design Approach for Multicore SoCs.\u201d Proceedings of Design Automation Conference, June 2002.","DOI":"10.1109\/DAC.2002.1012730"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"L. Gauthier, S. Yoo, and A. A. Jerraya. \u201cAutomatic Generation of Application-Specific Operating Systems and Embedded Systems Software.\u201d Procedings of Design Automation and Test in Europe, March 2001.","DOI":"10.1109\/43.959858"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"S. Yoo; G. Nicolescu; L. Gauthier, and A. A. Jerraya: \u201cAutomatic Generation of fast Simulation Models for Operating Systems in SoC Design.\u201d Proceedings of DATE\u201902, IEEE Computer Society Press, 2002.","DOI":"10.1109\/DATE.2002.998365"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"K. Weiss, T. Steckstor, and W. Rosenstiel. \u201cEmulation of a Fast Reactive Embedded System using a Real Time Operating System.\u201d Proceedings of DATE\u201999. March 1999.","DOI":"10.1109\/DATE.1999.761220"},{"key":"7_CR15","unstructured":"Coware, Inc., \u201cN2C\u201d, http:\/\/www.coware.com\/N2C.html ."},{"key":"7_CR16","unstructured":"F. Herrera, P. S\u00e1nchez, and E. Villar. \u201cHW\/SW Interface Implementation from SystemC for Platform Based Design.\u201d FDL\u201902. Marseille. September 2002."}],"container-title":["Embedded Software for SoC"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-306-48709-8_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,5]],"date-time":"2023-05-05T21:38:57Z","timestamp":1683322737000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-306-48709-8_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402075286"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/0-306-48709-8_7","relation":{},"subject":[]}}