{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:03:25Z","timestamp":1725458605917},"publisher-location":"Boston","reference-count":21,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402073925"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-306-48727-6_13","type":"book-chapter","created":{"date-parts":[[2005,12,30]],"date-time":"2005-12-30T10:58:59Z","timestamp":1135940339000},"page":"261-279","source":"Crossref","is-referenced-by-count":0,"title":["Multi-Level Software Validation for NoC"],"prefix":"10.1007","author":[{"given":"Sungjoo","family":"Yoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriela","family":"Nicolescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iuliana","family":"Bacivarov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wassim","family":"Youssef","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aimen","family":"Bouchhima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed A.","family":"Jerraya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. A. Jerraya, and M. Diaz-Nava, Component-Based Design Approach for Multicore SoCs, Proc. Design Automation Conference, June 2002.","DOI":"10.1145\/513918.514115"},{"key":"13_CR2","unstructured":"M. Diaz-Nava and G.S. Okvist, \u201cThe Zipper Prototype: A Complete and Flexible VDSL Multi-carrier Solution,\u201d ST Microelectronics, J. of System Research, vol. 2, no. 1, Oct. 2001."},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"P. Guerrier and A. Greiner, \u201cA Generic Architecture for On-Chip Packet-Switched Interconnection,\u201d Proc. Design Automation and Test in Europe, 2000.","DOI":"10.1145\/343647.343776"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"J. A. J. Leiten, et. al, \u201cStream Communication between Real-Time Tasks in a High Performance Multiprocessor,\u201d Proc. Design Automation and Test in Europe, 1998.","DOI":"10.1109\/DATE.1998.655846"},{"key":"13_CR5","unstructured":"B. Mukherjee, K. Schwan, Prabha Gopinath, \u201cA Survey of Multiprocessor Operating System Kernels\u201d, Technical Report GIT-CC-92\/05, College of Computing, Georgia Institute of Technology, Nov. 1993."},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"D. Wingard, \u201cMicronetwork-Based Integration for SOCs,\u201d Proc. Design Automation Conference, pp. 673\u2013677, 2001.","DOI":"10.1145\/378239.379046"},{"key":"13_CR7","unstructured":"H. Takada, \u201c\u03bcITRON: A Standard Real-Time Kernel Specification for Small-Scale Embedded Systems\u201d, Real-Time Magazine, 1997, q3."},{"key":"13_CR8","unstructured":"L. Lindh, et. al., \u201cHardware Accelerator for Single and Multiprocessor Real-Time Operating Systems\u201d, Proc. Seventh Swedish Workshop on Computer System Architecture, June, 1998."},{"key":"13_CR9","unstructured":"J. Lee, K. Ryu and V. Mooney, \u201cA Framework for Automatic Generation of Configuration Files for a Custom Hardware\/Software RTOS,\u201d Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA\u201902), pp. 31\u201337, June 2002."},{"key":"13_CR10","unstructured":"Validation in a Component-Based Design Flow for Multicore SoCs, G. Nicolescu, S. Yoo, A. Boucchima and A. A. Jerraya, Proc. International Symposium on System Synthesis, Oct. 2002."},{"key":"13_CR11","unstructured":"James A. Rowson, \u201cHardware\/Software Co-Simulation\u201d, Proc. Design Automation Conference, 1994."},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"L. Semeria and A. Ghosh, \u201cMethodology for Hardware\/Software Coverification in C\/C++\u201d, Proc. Asia South Pacific Design Automation Conference, 2000.","DOI":"10.1145\/368434.368712"},{"key":"13_CR13","unstructured":"S. M. Tan, et. al., \u201cVirtual Hardware for Operating System Development\u201d, Technical rep., UIUC, Sep. 1995, available at http:\/\/choices.cs.uiuc.edu\/uChoices\/Papers\/uChoices\/vchoices\/vchoices.pdf"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"D. Desmet,. et. al, \u201cOperating System Based Software Generation for Systems-on-Chip\u201d, Proc. Design Automation Conference, 2000.","DOI":"10.1145\/337292.337509"},{"key":"13_CR15","unstructured":"Carbon Kernel, available at http:\/\/www.carbonkernel.org\/"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"M. Lajolo, M. Lazarescu, A. Sangiovanni-Vincentelli, \u201cA Compilation-based Software Estimation Scheme for Hardware\/Software Co-simulation\u201d, Proc. International Symposium on Hardware\/Software Co-design, 1999.","DOI":"10.1145\/301177.301493"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"J. Cockx, \u201cEfficient Modeling of Preemption in a Virtual Prototype\u201d, Proc. IEEE International Workshop on Rapid System Prototyping, June 2000.","DOI":"10.1109\/IWRSP.2000.854977"},{"key":"13_CR18","unstructured":"M. Bradley and K. Xie, Hardware\/Software Co-Verification with RTOS Application Code, Mentor Graphics Inc. available at http:\/\/www.mentor.com\/soc\/fulfiUment\/mentorpaper_10280.pdf"},{"key":"13_CR19","unstructured":"S. Yoo, et. al, \u201cFast Prototyping of an IS-95 CDMA Cellular Phone: a Case Study\u201d, Proc. Asia Pacific Chip Design Languages, Oct. 1999."},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"P. Gerin, S. Yoo, G. Nicolescu and A. A. Jerraya, \u201cScalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multi-Processor Target Architectures\u201d, Proc. Asia South Pacific Design Automation Conference, 2001.","DOI":"10.1145\/370155.370276"},{"key":"13_CR21","unstructured":"S. Yoo, G. Nicolescu, L. Gauthier and A. A. Jerraya, \u201cAutomatic Generation of Fast Timed Simulation Models for OS in SoC Design\u201d, Proc. Design Automation and Test in Europe, Mar. 2002."}],"container-title":["Networks on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-306-48727-6_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:52:31Z","timestamp":1605642751000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-306-48727-6_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402073925"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/0-306-48727-6_13","relation":{},"subject":[]}}