{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:14Z","timestamp":1747807874865,"version":"3.32.0"},"publisher-location":"Boston","reference-count":31,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402073925"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-306-48727-6_7","type":"book-chapter","created":{"date-parts":[[2005,12,30]],"date-time":"2005-12-30T10:58:59Z","timestamp":1135940339000},"page":"131-152","source":"Crossref","is-referenced-by-count":6,"title":["Testing Strategies for Networks on Chip"],"prefix":"10.1007","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"12","key":"7_CR1","doi-asserted-by":"crossref","first-page":"987","DOI":"10.1109\/TC.1981.1675742","volume":"C-30","author":"T. W. Williams","year":"1981","unstructured":"T. W. Williams and N. C. Brown, \u201cDefect Level as a Function of Fault Coverage\u201d, IEEE Trans. on Computers, Vol. C-30, No. 12, pp. 987\u2013988, 1981.","journal-title":"IEEE Trans. on Computers"},{"key":"7_CR2","unstructured":"A.J. van de Goor. Testing Semiconductor Memories. J.Wiley & Sons, 1991, 512 p."},{"issue":"6","key":"7_CR3","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/TC.1980.1675602","volume":"C-29","author":"S.M. Thatte","year":"1980","unstructured":"S.M. Thatte, J.A. Abraham. Test Generation for Microprocessors. IEEE Trans. On Computers, 1980, Vol. C-29, No. 6, pp.429\u2013441.","journal-title":"IEEE Trans. On Computers"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"P. Nigh, W. Maly. Layout-Driven Test Generation. Proc.1989 ICCAD, pp. 154\u2013157, 1989.","DOI":"10.1109\/ICCAD.1989.76925"},{"key":"7_CR5","doi-asserted-by":"crossref","first-page":"888","DOI":"10.1109\/43.229763","volume":"12","author":"M. Jacomet","year":"1993","unstructured":"M. Jacomet, W. Guggenbuhl. Layout-Dependent Fault Analysis and Test Synthesis for CMOS Circuits. IEEE Trans. on CAD, vol. 12, pp. 888\u2013899, 1993.","journal-title":"IEEE Trans. on CAD"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"R. Ubar, W. Kuzmicz, W. Pleskacz, J. Raik. Defect-Oriented Fault Simulation and Test Generation in Digital Circuits. Proc. ISQED, San Jose, March 26\u201328, 2001, pp.365\u2013371.","DOI":"10.1109\/ISQED.2001.915257"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"S.R. Rao, B.Y. Pan, J.R. Armstrong. Hierarchical Test Generation for VHDL Behavioral Models. EDAC, Feb. 1993, pp. 175\u2013183.","DOI":"10.1109\/EDAC.1993.386480"},{"issue":"3","key":"7_CR8","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1023\/A:1008335130158","volume":"16","author":"J. Raik","year":"2000","unstructured":"J. Raik, R. Ubar. Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations. J. of Electronic Testing: Theory and Applications. Kluwer Academic Publishers. Vol. 16, No. 3, pp. 213\u2013226, 2000.","journal-title":"J. of Electronic Testing: Theory and Applications"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"E. M. Rudnick, J. H. Patel, G. S. Greenstein, T. M. Niermann, \u201cSequential Circuit Test Generation in a Genetic Algorithm framework,\u201d Proc. DAC, pp. 698\u2013704, 1994.","DOI":"10.1145\/196244.196619"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"T.M. Niermann, J.H. Patel, \u201cHITEC: A test generation package for sequential circuits\u201d, Proc. of EDAC, 1991, pp.214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"M. Abramovici et. al. Digital Systems Testing & Testable Designs. Computer Science Press, 1995, 653 p.","DOI":"10.1109\/9780470544389"},{"key":"7_CR12","unstructured":"P. Bardell, et. al. Built-in Test for VLSI Pseudorandom Techniques. Wiley & Sons, 1987."},{"key":"7_CR13","unstructured":"E.J. McCluskey. Logic Design Principles: With Emphasis on Testable Semicustom Circuits. Prentice Hall, 1986."},{"key":"7_CR14","unstructured":"E.B. Eichelberger, E. Lindbloom, J.A. Waicucauski, T.W. Williams. Structured Logic Testing. Prentice Hall, 1991, 183 p."},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, S. Tarnick, J. Rajski, B. Courtois. Generation of Vector Patterns through Receeding a Multiple-Polynomial LFSR. Proc. ITC, Baltimore, 1992, pp.120\u2013129.","DOI":"10.1109\/TEST.1992.527812"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"N.A. Touba, E.J. McCluskey. Altering a Pseudorandom Bit Sequence for Scan-Based BIST. Proc. IEEE Int. Test Conference, 1996, pp.167\u2013175.","DOI":"10.1109\/TEST.1996.556959"},{"key":"7_CR17","unstructured":"H.J. Wunderlich, G. Kiefer. Scan-Based BIST with Complete Fault Coverage and Low Hardware Overhead. Proc. IEEE European Test Workshop, pp.60\u201364."},{"key":"7_CR18","unstructured":"J. Rajski, J. Tyszer. Arithmetic BIST For Embedded Systems, Prentice-Hall, 1998."},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"R. Dorsch, H.-J. Wunderlich. Accumulator Based Deterministic BIST, Proceedings IEEE International Test Conference, Washington, DC, October 1998, 412\u2013421.","DOI":"10.1109\/TEST.1998.743181"},{"issue":"9","key":"7_CR20","first-page":"2","volume":"28","author":"R.A. Frohwerk","year":"1977","unstructured":"R.A. Frohwerk. Signature Analysis: A New Digital Field Service Method. Hewlett-Packard Journal, 1977, Vol.28, No. 9, pp.2\u20138.","journal-title":"Hewlett-Packard Journal"},{"key":"7_CR21","volume-title":"Principles of Testing Electronic Systems","author":"S. Mourad","year":"2000","unstructured":"S. Mourad, Y. Zorian. Principles of Testing Electronic Systems. J.Wiley & Sons, Inc. New York, 2000, 420 p."},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"J.J. LeBlanc. LOCST: A Built-in Self-Test Technique. IEEE Design and Test of Computers, November, 1984, pp.42\u201352.","DOI":"10.1109\/MDT.1984.5005689"},{"issue":"1","key":"7_CR23","first-page":"46","volume":"CAD-8","author":"A. Krasniewski","year":"1989","unstructured":"A. Krasniewski, S. Pilarski. Circular self-test path: a low cost BIST technique for VLSI circuits. IEEE Trans. 1989, CAD, Vol. CAD-8, No. 1, pp.46\u201355.","journal-title":"IEEE Trans."},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"M. Chatterjee, D.K. Pradhan. A novel pattern generator for near-perfect fault coverage. VLSI Test Symposium, 1995, pp.417\u2013425.","DOI":"10.1109\/VTEST.1995.512669"},{"key":"7_CR25","unstructured":"G. Jervan, H. Kruus, Z. Peng, R. Ubar. About Cost Optimization of Hybrid BIST in Digital Systems. Proc. ISQED, San Jose, March 18\u201320, 2002, pp.273\u2013279."},{"key":"7_CR26","doi-asserted-by":"crossref","unstructured":"R. Kraus, O. Kowarik, K. Hoffmann, D. Oberle, \u201cDesign for Test of Mbit RAMs\u201d, Proc. Of the International Test Conference, Aug. 1989, pp. 316\u2013321.","DOI":"10.1109\/TEST.1989.82314"},{"key":"7_CR27","unstructured":"M.L. Bushnell, V.D. Agrawal. Essentials of Electronic testing. Kluwer Acad. Publishers, 2000, 690 p."},{"key":"7_CR28","unstructured":"M. Nicolaidis, \u201cAn Efficient Built-in Self-Test Scheme for Functional Test of Embedded RAMs\u201d, Proc. Of the IEEE Fault Tolerant Computer Systems Conf., 1985, pp. 118\u2013123."},{"key":"7_CR29","doi-asserted-by":"crossref","unstructured":"W. J. Dally, B. Towles, \u201cRoute packets, not wires: On-chip interconnection networks\u201d, Proceedings of the 38th Design Automation Conference, June 2001.","DOI":"10.1109\/DAC.2001.935594"},{"key":"7_CR30","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras, Y. Zorian, \u201cTesting the Interconnect of RAM-based FPGAs\u201d, IEEE Design & Test, January-March 1998, pp. 45\u201350.","DOI":"10.1109\/54.655182"},{"issue":"4","key":"7_CR31","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/T-C.1974.223950","volume":"C-23","author":"W.H. Kautz","year":"1974","unstructured":"W.H. Kautz, \u201cTesting for Faults in Wiring Networks\u201d, IEEE Trans. Computers, Vol. C-23, No. 4, 1974, pp. 358\u2013363.","journal-title":"IEEE Trans. Computers"}],"container-title":["Networks on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-306-48727-6_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T21:06:26Z","timestamp":1736197586000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-306-48727-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402073925"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/0-306-48727-6_7","relation":{},"subject":[]}}