{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:47:32Z","timestamp":1725472052481},"reference-count":16,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387243863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-387-31238-2_4","type":"book-chapter","created":{"date-parts":[[2006,10,31]],"date-time":"2006-10-31T19:50:37Z","timestamp":1162324237000},"page":"65-84","source":"Crossref","is-referenced-by-count":3,"title":["Post-Fabrication Clock-Timing Adjustment Using Genetic Algorithms"],"prefix":"10.1007","author":[{"given":"Eiichi","family":"Takahashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuji","family":"Kasai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Murakawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Higuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","unstructured":"Deleganes, D., et al. 2002. Designing a 3GHz, 130nm, Pentium (R) 4 Processor. In Proc. of 2002 Symposium on VLSI Circuits, 130\u2013133."},{"key":"4_CR2","unstructured":"Dike, C, et al. 2003. A Design for Digital, Dynamic Clock Deskew. In Symp. VLSI Circuits Dig., 21\u201324."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Geannopoulos, G. and X. Dai. 1998. An Adaptive Digital Deskewing Circuit for Clock Distribution Networks. In ISSCC Dig. Tech. Papers, Feb. 1998, 400\u2013401.","DOI":"10.1109\/ISSCC.1998.672552"},{"key":"4_CR4","volume-title":"Genetic Algorithms in Search, Optimization, and Machine Learning","author":"D. E. Goldberg","year":"1989","unstructured":"Goldberg, D. E. 1989. Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, MA: Addison Wesley."},{"key":"4_CR5","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/4235.788492","volume":"3","author":"T. Higuchi","year":"1999","unstructured":"Higuchi, T., et al. 1999. \u201cReal-World Applications of Analog and Digital Evolvable Hardware,\u201d IEEE Trans. Evolutionary Computation, vol. 3, 220\u2013235.","journal-title":"IEEE Trans. Evolutionary Computation"},{"key":"4_CR6","first-page":"38","volume":"219","author":"T. Higuchi","year":"2003","unstructured":"Higuchi, T., et al. 2003. \u201cDesigners to Raise Yields, Manufacturers to Raise Design Efficiency: Part 2 Circuit Technology,\u201d Nikkei Microdevices, No. 219, 38\u201345, Sep. 2003 (in Japanese).","journal-title":"Nikkei Microdevices"},{"key":"4_CR7","volume-title":"Adaptation in Natural and Artificial Systems","author":"J. H. Holland","year":"1975","unstructured":"Holland, J. H. 1975. Adaptation in Natural and Artificial Systems. Ann Arbor, MI: Univ. of Michigan Press, 1975."},{"key":"4_CR8","doi-asserted-by":"publisher","first-page":"1647","DOI":"10.1109\/4.962284","volume":"36","author":"N. Kurd","year":"2001","unstructured":"Kurd, N., et al. 2001. \u201cA Multigigahertz Clocking Scheme for the Pentium 4 Microprocesor,\u201d IEEE J. Solid-State Circuits, vol. 36, 1647\u20131653, Nov. 2001.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"495","DOI":"10.1109\/JSSC.2002.808303","volume":"38","author":"M. Murakawa","year":"2003","unstructured":"Murakawa, M., et al. 2003. \u201cAn AI-Calibrated IF Filter: A Yield Enhancement Method With Area and Power Dissipation Reductions,\u201d IEEE J. Solid-State Circuits, vol. 38, 495\u2013502, Mar. 2003.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Nedovic, N., V. Oklobdzija and W. Walker. 2003. A Clock Skew Absorbing Flip-Flop. In ISSCC Dig. Tech. Papers, Feb. 2003, 342\u2013343.","DOI":"10.1109\/ISSCC.2003.1234326"},{"key":"4_CR11","volume-title":"Digital Integrated Circuits","author":"J. Rabaey","year":"2003","unstructured":"Rabaey, J., A. Chandrakasan and B. Nikolic. 2003. Digital Integrated Circuits 2nd Ed. New Jersey: Prentice Hall, 2003.","edition":"2nd Ed."},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Roth, E., et al. 2003. A Delay-line Based DCO for Multimedia Applications Using Digital Standard Cells Only. In ISSCC Dig. Tech. Papers, Feb. 2003, 442\u2013443.","DOI":"10.1109\/ISSCC.2003.1234371"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Sakurai, T. 1999. \u201cLSI design toward 2010 low-power technology,\u201d Int. Conf. VLSI & CAD\u2019 99, 325\u2013334.","DOI":"10.1109\/ICVC.1999.820921"},{"key":"4_CR14","unstructured":"Takahashi, E., et al. 1999. An Evolvable-Hardware-based Clock Architecture towards GigaHz Digital Systems. In Proc. of AAAI GECCO\u201999 (Genetic Algorithm and Evolutionary Computation Conference), 1204\u20131210, July 1999."},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Takahashi, E., et al. 2003. A Post-Silicon Clock Timing Adjustment Using Genetic Algorithms. In Symp. VLSI Circuits Dig., 2003, 13\u201316.","DOI":"10.1109\/VLSIC.2003.1221149"},{"key":"4_CR16","doi-asserted-by":"publisher","first-page":"1545","DOI":"10.1109\/4.881198","volume":"35","author":"S. Tarn","year":"2000","unstructured":"Tarn, S., et al. 2000. \u201cClock Generation and Distribution for the First IA-64 Microprocessor,\u201d IEEE J. Solid-State Circuits, vol. 35, 1545\u20131552, Nov. 2000.","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Genetic and Evolutionary Computation","Evolvable Hardware"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-31238-2_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T05:09:27Z","timestamp":1619500167000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-31238-2_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387243863"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/0-387-31238-2_4","relation":{},"subject":[]}}