{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:46:28Z","timestamp":1725468388177},"publisher-location":"Boston","reference-count":11,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"0387334025"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-387-33403-3_17","type":"book-chapter","created":{"date-parts":[[2006,8,15]],"date-time":"2006-08-15T18:25:16Z","timestamp":1155666316000},"page":"263-279","source":"Crossref","is-referenced-by-count":0,"title":["Asynchronous Integration of Coarse-Grained Reconfigurable XPP-Arrays Into Pipelined Risc Processor Datapath"],"prefix":"10.1007","author":[{"given":"J\u00fcrgen","family":"Becker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Thomas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maik","family":"Scheer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","unstructured":"The SPARC Architecture Manual, Version 8, SPARC international INC., http:\/\/www.spare.com"},{"key":"17_CR2","unstructured":"Jiri Gaisler: The LEON Processor User\u2019s Manual, http:\/\/www.gaisl.er.com"},{"key":"17_CR3","first-page":"849","volume-title":"Proc. FPL\u201994","author":"R. Hartenstein","year":"1994","unstructured":"R. Hartenstein, R. Kress, and H. Reinig. A new FPGA architecture for word-oriented datapaths. In Proc. FPL\u201994, Prague, Czech Republic, September 1994. Springer LNCS 849"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, and P. Finch. Baring it all to software: Raw machines. IEEE Computer, pages 86\u201393, September 1997","DOI":"10.1109\/2.612254"},{"key":"17_CR5","unstructured":"J. Becker (Invited Tutorial): Configurable Systems-on-Chip (CSoC); in: Proc. of 9th Proc. of XV Brazilian Symposium on Integrated Circuit Design (SBCCI 2002), Porto Alegre, Brazil, September 5\u20139, 2002"},{"key":"17_CR6","unstructured":"PACT Corporation: http:\/\/www.pactcorp.com"},{"key":"17_CR7","unstructured":"The XPP Communication System, PACT Corporation, Technical Report 15, 2000"},{"key":"17_CR8","unstructured":"V. Baumgarte, F. Mayr, A. N\u00fcckel, M. Vorbach, M. Weinhardt: PACT XPP-A Self-Reconfigurable Data Processing Architecture; The 1st Int\u2019l. Conference of Engineering of Reconfigurable Systems and Algorithms (ERSA\u201901), Las Vegas, NV, June 2001"},{"key":"17_CR9","unstructured":"LEON\/ERC32 Cross Compilation System (LECCS), http:\/\/www.gaisler.com\/leccs.html"},{"key":"17_CR10","unstructured":"M. Vorbach, J. Becker: Reconfigurable Processor Architectures for Mobile Phones; Reconfigurable Architectures Workshop (RAW 2003), Nice, France, April, 200"},{"key":"17_CR11","unstructured":"J. Becker, M. Vorbach: Architecture, Memory and Interface Technology Integration of an Industrial\/Academic Configurable System-on-Chip (CSoC); IEEE Computer Society Annual Workshop on VLSI (WVLSI 2003), Tampa, Florida, USA, February, 2003"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SOC: From Systems to Chips"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-33403-3_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T05:19:21Z","timestamp":1619500761000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-33403-3_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387334025"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/0-387-33403-3_17","relation":{},"subject":[]}}