{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:28:00Z","timestamp":1736573280762,"version":"3.32.0"},"publisher-location":"Boston, MA","reference-count":22,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387334028"},{"type":"electronic","value":"9780387334035"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/0-387-33403-3_18","type":"book-chapter","created":{"date-parts":[[2006,8,15]],"date-time":"2006-08-15T18:25:16Z","timestamp":1155666316000},"page":"281-297","source":"Crossref","is-referenced-by-count":1,"title":["Gray Encoded Arithmetic Operators Applied to FFT and FIR Dedicated Datapaths"],"prefix":"10.1007","author":[{"given":"Eduardo A. C.","family":"da Costa","sequence":"first","affiliation":[]},{"given":"Jose C.","family":"Monteiro","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"18_CR1","doi-asserted-by":"publisher","first-page":"546","DOI":"10.1109\/92.736126","volume":"6","author":"M. Mehendale","year":"1998","unstructured":"M. Mehendale, S. Sherlekar, and G. Venkatesh, G., Low-Power Realization of FIR Filters on Programmable DSP\u2019s. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(4):546\u2013553, (1998).","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"A. Erdogan, and T. Arslan, High Throughput FIR Filter Design for Low Power SOC Applications. In 13 th Annual IEEE International ASIC\/SOC Conference, pp. 21\u201324, (2000).","DOI":"10.1109\/ASIC.2000.880767"},{"issue":"3","key":"18_CR3","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1109\/4.748190","volume":"34","author":"M. Baas","year":"1999","unstructured":"M. Baas, A Low-Power, High-Performance, 1024-Point FFT Processor. IEEE Journal of Solid-State Circuits, 34(3):380\u2013387, (1999).","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"18_CR4","unstructured":"K. Parhi, Algorithms and Architectures for High-Speed and Low-Power Digital Signal Processing. In Proceedings of 4 th International Conference on Advances in Communications and Control, (1993)."},{"key":"18_CR5","unstructured":"E. Mussol, and J. Cortadella, Low-Power Array Multipliers with Transition-Retaining Barriers. PATMOS, pp. 227\u2013235. 2002."},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"E. da Costa, J. Monteiro, and S. Bampi, A New Architecture for 2\u2019s Complement Gray Encoded Array Multiplier. In Proceedings of the XV Symposium on Integrated Circuits and Systems Design, pp. 14\u201319, (2002).","DOI":"10.1109\/SBCCI.2002.1137631"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"M. Mehendale, S. Sherlekar, and G. Venkatesh, Algorithmic and Architectural Transformations for Low Power Realization of FIR Filters. In Eleventh International Conference on VLSI Design, pp. 12\u201317, (1998).","DOI":"10.1109\/ICVD.1998.646571"},{"key":"18_CR8","unstructured":"A. Genderen, SLS: An Efficient Switch-Level Timing Simulator Using Min-Max Voltage Waveforms. In Proceedings of the International Conference on Very Large Scale Integration, pp. 79\u201388, (1989)."},{"key":"18_CR9","volume-title":"Discrete-Time Signal Processing","author":"A. Oppenheim","year":"1989","unstructured":"A. Oppenheim, and R. Schafer, Discrete-Time Signal Processing. London: Prentice Hall Signal International, (1989)."},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"P. Kumhom, J. Johnson, and P. Nagvajara, Design and Implementation of a Universal FFT Processor. In 13 th Annual IEEE International ASIC\/SOC Conference, pp. 182\u2013186, (2000).","DOI":"10.1109\/ASIC.2000.880698"},{"key":"18_CR11","unstructured":"S. He, and M. Torkelson, Design and Implementation of a 1024-point Pipeline FFT Processor. In IEEE CICC, pp. 131.134, (1998)."},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"S. Douglas, and et al., 1998, A Pipelined LMS Adaptive FIR Filter Architecture without Adaption Delay. IEEE Transactions on Signal Processing, 46(3), (1998).","DOI":"10.1109\/78.661345"},{"key":"18_CR13","unstructured":"S. Yu, and E. Swartzlander, A New Pipelined Implementation of the Fast Fourier Transform. In Thirty-Fourth Asilomar Conference on Signals, Systems and Computers, pp. 423\u2013427, (2000)."},{"issue":"1","key":"18_CR14","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/92.920818","volume":"9","author":"K. Muhammad","year":"2001","unstructured":"K. Muhammad, R. Staszewski, and P. Balsara, Speed, Power, Area, and Latency Tradeoffs in Adaptive FIR Filtering for PRML Read Channels. IEEE Transactions on VLSI Systems, 9(1):42\u201351, (2001).","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"M. Mehendale, S. Sherlekar, and G. Venkatesh, Techniques for Low Power Realization of FIR Filters. In Design Automation Conference, pp. 404\u2013416, (1995).","DOI":"10.1145\/224818.224952"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"A. Chandrakasan, and R. Brodersen, Low Power Digital CMOS Design. Kluwer Academic Publishers, (1995).","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"M. Stan, and W. Burleson, Low-Power Encodings for Global Communication in CMOS VLSI. IEEE Trans. on VLSI Systems, (1997).","DOI":"10.1109\/92.645071"},{"key":"18_CR18","unstructured":"M. Stan, and W. Burleson, Limited-Weight Codes for Low-Power I\/O. IEEE International Workshop on Low Power Design, (1997)."},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"M. Stan, and W. Burleson, Bus-Invert Coding for Low-Power I\/O. IEEE Transactions on VLSI Systems, (1995).","DOI":"10.1109\/92.365453"},{"key":"18_CR20","unstructured":"P. Ramos, and A. Oliveira, Low Overhead Encodings for Reduced Activity in Data and Address Buses. In IEEE International Symposium on Signals, Circuits and Systems, pp. 21\u201324, (1999)."},{"key":"18_CR21","doi-asserted-by":"publisher","first-page":"1535","DOI":"10.1109\/4.540066","volume":"31","author":"I. Khater","year":"1996","unstructured":"I. Khater, A. Bellaouar, and M. Elmasry, Circuit Techniques for CMOS Low-Power High-Performance Multipliers. IEEE Journal of Solid-State Circuits, 31:1535\u20131546, (1996).","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"18_CR22","unstructured":"E. Sentovich, and et al., SIS: A System for Sequential Circuit Synthesis, Technical report, (1992)."}],"container-title":["IFIP International Federation for Information Processing","VLSI-SOC: From Systems to Chips"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-33403-3_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T13:14:44Z","timestamp":1736514884000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-33403-3_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9780387334028","9780387334035"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/0-387-33403-3_18","relation":{},"ISSN":["1571-5736"],"issn-type":[{"type":"print","value":"1571-5736"}],"subject":[],"published":{"date-parts":[[2006]]}}}