{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:46:23Z","timestamp":1725468383595},"publisher-location":"Boston","reference-count":24,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"0387334025"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-387-33403-3_3","type":"book-chapter","created":{"date-parts":[[2006,8,15]],"date-time":"2006-08-15T18:25:16Z","timestamp":1155666316000},"page":"39-54","source":"Crossref","is-referenced-by-count":9,"title":["Hinoc: A Hierarchical Generic Approach for on-Chip Communication, Testing and Debugging of SoCs"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Hollstein","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ralf","family":"Ludewig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heiko","family":"Zimmer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoph","family":"Mager","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Hohenstern","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L. and Micheli, G. D. (2002). Networks on Chips: A New SoC Paradigm. IEEE Computer, Vol. 35:70\u201378.","journal-title":"IEEE Computer"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Dally, W. J. and Towles, B. (2001). Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of the Design Automation Conference (DAC 200I), pages 684\u2013689.","DOI":"10.1109\/DAC.2001.935594"},{"key":"3_CR3","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1109\/ISIE.2002.1026371","volume":"2","author":"E. Torre de la","year":"2002","unstructured":"de la Torre, E., Garcia, M., Riesgo, T., Torroja, Y., and Uceda, J. (2002). Nonintrusive debugging using the JTAG interface of FPGA-based prototypes. In Proceedings of the 2002 IEEE International Symposium on Industrial Electronics (ISIE 2002), volume Vol. 2, pages 666\u2013671.","journal-title":"Proceedings of the 2002 IEEE International Symposium on Industrial Electronics (ISIE 2002)"},{"key":"3_CR4","unstructured":"Guerrier, P. and Greiner, A. (2000). A Generic Architecture for On-Chip Packet-Switched Interconnections. In Proc. of Automation and Test in Europe Conference and Exhibition 2000, pages 250\u2013256."},{"key":"3_CR5","unstructured":"Hollstein, T., Ludewig, R., Mager, C, Zipf, P., and Glesner, M. (2003). A hierarchical generic approach for on-chip communication, testing and debugging of SoCs. In Proc. of the VLSI-SoC 2003, pages 44\u201349."},{"key":"3_CR6","unstructured":"Jager, S. (2002). \u201cSystem on Chip\u201d-Design: Technische und \u0398konomische Herausforderungen. Studienarbeit, Darmstadt University of Technology."},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Jervan, G., Peng, Z., Ubar, R., and Kruus, H. (2002). A Hybrid BIST Architecture and its Opimization for SoC Testing. In Proc. of the Int. Symposium on Quality Electronic Devices. IEEE.","DOI":"10.1109\/ISQED.2002.996750"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Jung, D.-Y., Kwak, S.-H., and Lee, M.-K. (2002). Reusable embedded debugger for 32 bit RISC processor using the JTAG boundary scan architecture. In Proc. of IEEE Asia-Pacific Conference on ASIC 2002, pages 209\u2013212.","DOI":"10.1109\/APASIC.2002.1031569"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., \u0398berg, J., Tiensyrja, K., and Hemani, A. (2002). A Network on Chip Architecture and Design Methodology. In Proc. of VLSI Annual Symposium (ISVLSI 2002), pages 105\u2013112.","DOI":"10.1109\/ISVLSI.2002.1016885"},{"issue":"10","key":"3_CR10","doi-asserted-by":"crossref","first-page":"892","DOI":"10.1109\/TC.1985.6312192","volume":"C-34","author":"C. Leiserson","year":"1985","unstructured":"Leiserson, C. (1985). Fat Trees: Universal Networks for Hardware-Efficient Supercomputing. IEEE Transaction on Computers, Vol. C-34(No. 10):892\u2013901.","journal-title":"IEEE Transaction on Computers"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Ludewig, R., Garcia, A., Murgan, T., and Glesner, M. (2002). Power Estimation based on Transition Activity Analysis with Architecture Precise Rapid Prototyping System. In Proc. of the 13th IEEE Int. Workshop on Rapid System Prototyping (RSP), pages 138\u2013143.","DOI":"10.1109\/IWRSP.2002.1029749"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Murgan, T., Petrov, M., Ortiz, A. G., Ludewig, R., Zipf, P., Hollstein, T., Glesner, M., \u0398lkrug, B., and Brakensiek, J. (2003). Evaluation and Run-Time Optimization of On-Chip Communication Structures in Reconfigurable Architectures. In Proc. of 13th International Conference on Field Programmable Logic and Applications (FPL2003), pages 1111\u20131114.","DOI":"10.1007\/978-3-540-45234-8_132"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Muttersbach, J., Villinger, T., and Fichtner, W. (2000). Practical Design of Globally-Asynchronous Locally-Synchronous Systems. In Proc. of the Sixth Int. Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000), pages 52\u201359.","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Natvig, L. (1997). High-level Architectural Simulation of the Torus Routing Chip. In Proc. of International Verilog HDL Conference, California.","DOI":"10.1109\/IVC.1997.588531"},{"key":"3_CR15","unstructured":"Nexus 5001 Forum (1999). IEEE-ISTO Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface. http:\/\/www.nexus5001.org."},{"key":"3_CR16","unstructured":"Saastamoimen, I., Sig\u00c3ijenza-Tortosa, D., and Nurmi, J. (2002). Interconnect IP Node for Future System-on-Chip Designs. In Proc. of the First IEEE Int. Workshop on Electronic Design, Test and Applications (DELTA 02)."},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Sgroi, M, Sheets, M., Mihal, A., Keutzer, K., Malik, S., Rabaey, J., and Sangiovanni-Vincentelli, A. (2001). Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. In Proc. of the Design Automation Conference (DAC 2001), pages 667\u2013672.","DOI":"10.1145\/378239.379045"},{"key":"3_CR18","unstructured":"SIA (2001). SIA roadmap 2001. http:\/\/public.itrs.net."},{"key":"3_CR19","unstructured":"Synplicity (2003). Synplicity. http:\/\/www.synplicity.com."},{"key":"3_CR20","unstructured":"Tanenbaum, A. (1996). Computer Networks. Prentice Hall."},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Taylor, M. B., Tim, J., Miller, J., and et. al., D. W. (2002). A Computational Fabric for Software Circuits and General-Purpose Programs. In IEEE Micro.","DOI":"10.1109\/MM.2002.997877"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Wielage, P. and Goossens, K. (2002). Networks on Silicon: Blessing or Nightmare? In Euromicro Symposium On Digital System Deisign (DSD 2002), pages 423\u2013425.","DOI":"10.1109\/DSD.2002.1115369"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Wiklung, D. and Liu, D. (2003). SOCBUS: Switched Network on Chip for Hard Real Time Embedded Systems. In Proc. of the Int. Parallel and Distributed Processing Symposium.","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"3_CR24","unstructured":"Zimmer, H. (2002). Fault Modelling and Error-Control Coding in a Network-on-Chip. Studienarbeit, Darmstadt University of Technology."}],"container-title":["IFIP International Federation for Information Processing","VLSI-SOC: From Systems to Chips"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-33403-3_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T05:19:22Z","timestamp":1619500762000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-33403-3_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387334025"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/0-387-33403-3_3","relation":{},"subject":[]}}