{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T14:18:54Z","timestamp":1736518734890,"version":"3.32.0"},"publisher-location":"Boston","reference-count":16,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"0387334025"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-387-33403-3_5","type":"book-chapter","created":{"date-parts":[[2006,8,15]],"date-time":"2006-08-15T18:25:16Z","timestamp":1155666316000},"page":"73-83","source":"Crossref","is-referenced-by-count":0,"title":["Exploration of Sequential Depth by Evolutionary Algorithms"],"prefix":"10.1007","author":[{"given":"Nicole","family":"Drechsler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Ashar, P. and Malik, S. (1995). Fast functional simulation using branching programs. In Int\u2019l Conf. on CAD, pages 408\u2013412.","DOI":"10.1109\/ICCAD.1995.480148"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Bentley, B. (2001). Validating the Intel Pentium 4 microprocessor. In Design Automation Conf., pages 244\u2013248.","DOI":"10.1145\/378239.378473"},{"key":"5_CR3","unstructured":"Biere, A., Cimatti, A., Clarke, E.M., Fujita, M., and Zhu, Y. (1999). Symbolic model checking using SAT procedures instead of BDDs. In Design Automation Conf., pages 317\u2013320."},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Burch, J.R., Clarke, E.M., McMillan, K.L., and Dill, D.L. (1990). Sequential circuit verification using symbolic model checking. In Design Automation Conf., pages 46\u201351.","DOI":"10.1145\/123186.123223"},{"issue":"8","key":"5_CR5","doi-asserted-by":"crossref","first-page":"991","DOI":"10.1109\/43.511578","volume":"15","author":"F. Corno","year":"1996","unstructured":"Corno, F., Prinetto, P., Rebaudengo, M., and Reorda, M.S. (1996a). GATTO: A genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. IEEE Trans. on CAD, 15(8):991\u20131000.","journal-title":"IEEE Trans. on CAD"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Corno, F., Prinetto, P., Rebaudengo, M., Reorda, M.S., and Mosca, R. (1996b). Advanced techniques for GA-based sequential ATPG. In European Design & Test Conf., pages 375\u2013379.","DOI":"10.1109\/EDTC.1996.494328"},{"key":"5_CR7","volume-title":"Handbook of Genetic Algorithms","author":"L. Davis","year":"1991","unstructured":"Davis, L. (1991). Handbook of Genetic Algorithms. van Nostrand Reinhold, New York."},{"key":"5_CR8","volume-title":"Multi-objective Optimization using Evolutionary Algorithms","author":"K. Deb","year":"2001","unstructured":"Deb, K. (2001). Multi-objective Optimization using Evolutionary Algorithms. John Wiley and Sons, New York."},{"key":"5_CR9","first-page":"108","volume":"1625","author":"N. Drechsler","year":"1999","unstructured":"Drechsler, N., Drechsler, R., and Becker, B. (1999). A new model for multi-objective optimization in evolutionary algorithms. In Int\u2019l Conference on Computational Intelligence (Fuzzy Days), volume 1625 of LNCS, pages 108\u2013117. Springer Verlag.","journal-title":"Int\u2019l Conference on Computational Intelligence (Fuzzy Days)"},{"key":"5_CR10","unstructured":"Drechsler, R. and Drechsler, N. (2002). Evolutionary Algorithms for Embedded System Design. Kluwer Academic Publisher."},{"key":"5_CR11","unstructured":"Goeckel, N., Drechsler, R., and Becker, B. (1997). GAME: A software environment for using genetic algorithms in circuit design. In Applications of Computer Systems, pages 240\u2013247."},{"key":"5_CR12","first-page":"141","volume":"17","author":"M. Keim","year":"2001","unstructured":"Keim, M., Drechsler, N., Drechsler, R., and Becker, B. (2001). Combining GAs and symbolic methods for high quality test of sequential circuits. Jour. of Electronic Testing: Theory and Applications, 17:141\u2013142.","journal-title":"Jour. of Electronic Testing: Theory and Applications"},{"key":"5_CR13","unstructured":"Mneimneh, M. and Sakallah, K. (2003). SAT-based sequential depth computation. In ASP Design Automation Conf."},{"issue":"9","key":"5_CR14","doi-asserted-by":"crossref","first-page":"1034","DOI":"10.1109\/43.658571","volume":"16","author":"E.M. Rudnick","year":"1997","unstructured":"Rudnick, E.M., Patel, J.H., Greenstein, G.S., and Niermann, T.M. (1997). Genetic algorithm framework for test generation. IEEE Trans. on CAD, 16(9): 1034\u20131044.","journal-title":"IEEE Trans. on CAD"},{"issue":"2","key":"5_CR15","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/s100090100042","volume":"3","author":"F. Somenzi","year":"2001","unstructured":"Somenzi, F. (2001). Efficient manipulation of decision diagrams. Software Tools for Technology Transfer, 3(2):171\u2013181.","journal-title":"Software Tools for Technology Transfer"},{"key":"5_CR16","unstructured":"Yen, C.-C., Chen, K.-C., and Jou, J.-Y. (2002). A practical approach to cycle bound estimation for bounded model checking. In Int\u2019l Workshop on Logic Synth., pages 149\u2013154."}],"container-title":["IFIP International Federation for Information Processing","VLSI-SOC: From Systems to Chips"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-33403-3_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T13:14:24Z","timestamp":1736514864000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-33403-3_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387334025"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/0-387-33403-3_5","relation":{},"subject":[]}}