{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:46:23Z","timestamp":1725468383000},"publisher-location":"Boston","reference-count":15,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"0387334025"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-387-33403-3_8","type":"book-chapter","created":{"date-parts":[[2006,8,15]],"date-time":"2006-08-15T18:25:16Z","timestamp":1155666316000},"page":"119-132","source":"Crossref","is-referenced-by-count":4,"title":["Run-Time FPGA Reconfiguration for Power-\/Cost-Optimized Real-time Systems"],"prefix":"10.1007","author":[{"given":"J\u00fcrgen","family":"Becker","sequence":"first","affiliation":[]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Ullmann","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"J. Becker, M. H\u00fcbner, M. Ullmann, \u201cPower Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations\u201d, SBCCI 2003, Brasil."},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Y. Ha, B. Mei, P. Schaumont, S. Vernalde, R. Lauwereins, H. De Man; \u201cDevelopment of a Design Framework for Platform-Independent Networked Reconfiguration of Software and Hardware\u201d; Proc. 1 lth Int\u2019l Conference on Field Programmable Logic and Applications, Belfast, Ireland, 2001.","DOI":"10.1007\/3-540-44687-7_28"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"E.L. Horta, J.W. Lockwood, D.E. Taylor, D. Parlour, \u201cDynamic hardware plugins in an FPGA with partial run-time reconfiguration\u201d, Proceedings of 39th Design Automation Conference, 2002, Page(s): 343\u2013348","DOI":"10.1145\/513918.514007"},{"key":"8_CR4","unstructured":"J.-Y. Mignolet, S. Vernalde, D. Verkest, R. Lauwereins: \u201cEnabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances\u201d; Int\u2019l. Conf. on Engineering of Reconfigurable Systems and Algorithms; June 25\u201327 2002, Las Vegas, USA"},{"issue":"2","key":"8_CR5","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/43.205010","volume":"12","author":"F. Najm","year":"1993","unstructured":"F. Najm, \u201cTransition density: a new measure of activity in digital circuits\u201d, IEEE Transactions on Computer-Aided Design, vol. 12, no. 2, pp. 310\u2013323, February 1993","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"J.C. Palma, A. Vieira de Melo, F. G. Moraes, N. Calazans, \u201cCore Communication Interface for FPGAs\u201d, Proceedings of 15th Symposium on Integrated Circuits and Systems Design (SBCCI), 2002, Porto Alegre BRAZIL, Page(s): 183\u2013188","DOI":"10.1109\/SBCCI.2002.1137656"},{"key":"8_CR7","unstructured":"http:\/\/www.arl.wustl.edu\/arl\/projects\/fpx\/parbit\/"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"K. Poon, A. Yan, S.J.E. Wilton, \u201cA Flexible Power Model for FPGAs\u201d, 12th International Conference on Field-Programmable Logic and Applications, Sept 2002","DOI":"10.1007\/3-540-46117-5_33"},{"key":"8_CR9","unstructured":"K. Poon, \u201cPower Estimation for Field-Programmable Gate Arrays\u201d, Master of Applied Science Dissertation, University of British Columbia, 2002"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Li Shang, Alireza Kaviani and K. Bathala, \u201cDynamic Power Consumption in Virtex-II FPGA Family\u201d, International Symposium on Field-Programmable Gate Arrays (FPGA\u20192002), Monterey, CA, Feb. 2002, pp. 157\u2013164.","DOI":"10.1145\/503048.503072"},{"key":"8_CR11","unstructured":"www.xilinx.com"},{"key":"8_CR12","unstructured":"http:\/\/www.xilinx.com\/xapp\/xapp151.pdf"},{"key":"8_CR13","unstructured":"http:\/\/www.xilinx.com\/publications\/products\/software\/xc_pdf7xc_xpower.pdf"},{"key":"8_CR14","unstructured":"http:\/\/www.xilinx.com\/support\/techsup\/powerest\/virtex_power_estimator_vl6.xls"},{"key":"8_CR15","unstructured":"M. Huebner, T. Becker, J. Becker: \u201cReal-Time LUT-Based Network Topologies for Dynamic and Partial FPGA Self-Reconfiguration\u201d, SBCCI04, Brasil"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SOC: From Systems to Chips"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-33403-3_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:17:20Z","timestamp":1605644240000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-33403-3_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387334025"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/0-387-33403-3_8","relation":{},"subject":[]}}