{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:50:25Z","timestamp":1725663025411},"publisher-location":"New York, NY","reference-count":9,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9780387972268"},{"type":"electronic","value":"9780387348018"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/0-387-97226-9_20","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T15:11:19Z","timestamp":1330182679000},"page":"1-13","source":"Crossref","is-referenced-by-count":4,"title":["Design for verifiability"],"prefix":"10.1007","author":[{"given":"George J.","family":"Milne","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,31]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"A. Cohn, \"A Proof of Correctness of the Viper microprocessor: the First Level\". Technical Report 104, Computer Laboratory, University of Cambridge, January 1987.","key":"1_CR1","DOI":"10.1007\/978-1-4613-2007-4_2"},{"doi-asserted-by":"crossref","unstructured":"B.S. Davie and G.J. Milne, \"Contextual Constraints for Design and Verification\". In VLSI Specification, Verification and Synthesis, Birtwistle and Subrahmanyam (Eds). Kluwer Academic Publishers, 1988.","key":"1_CR2","DOI":"10.1007\/978-1-4613-2007-4_8"},{"unstructured":"B.S. Davie, \"A Formal, Hierarchical Design and Validation Methodology for VLSI\", Ph.D. thesis CST-55-88, Department of Computer Science, University of Edinburgh.","key":"1_CR3"},{"unstructured":"H. Eveking, \"Formal Verification of Synchronous Systems\". In Formal Aspects of VLSI Design, Milne and Subrahmanyam (eds). Elsevier North-Holland, 1986.","key":"1_CR4"},{"unstructured":"M. Gordon, \"Why Higher-Order Logic is a Good Formalism for Specifying and Verifying Hardware\". In Formal Aspects of VLSI Design, Milne and Subrahmanyam (eds). Elsevier North-Holland, 1986.","key":"1_CR5"},{"unstructured":"F.K. Hanna and N. Daeche, \"Specification and Verification using Higher-Order Logic\". Proc. 7th Int. Symp. on Computer Hardware Description Languages and their Applications (CHDL 85), Elsevier North-Holland, 1985.","key":"1_CR6"},{"unstructured":"G.J. Milne, \"The Correctness of a Simple Silicon Compiler\". Proc. 6th Int. Symp. on Computer Hardware Description Languages and their Applications (CHDL 83), Uehara and Barbacci (eds), Elsevier North-Holland, 1983.","key":"1_CR7"},{"unstructured":"G.J. Milne, \"Towards Verifiably Correct VLSI Design\". In Formal Apsects of VLSI Design, Milne and Subrahmanyam (eds), Elsevier North-Holland, 1986.","key":"1_CR8"},{"unstructured":"J. Siskind, J. Southard and K. Crouch, \"Generating Custom High-Performance VLSI Designs from Succinct Algorithmic Descriptions\". In Proc. MIT Conference on Advanced Research in VLSI, MIT, 1982.","key":"1_CR9"}],"container-title":["Lecture Notes in Computer Science","Hardware Specification, Verification and Synthesis: Mathematical Aspects"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-97226-9_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:21:30Z","timestamp":1605644490000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-97226-9_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9780387972268","9780387348018"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/0-387-97226-9_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1990]]}}}