{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T00:10:20Z","timestamp":1736295020626,"version":"3.32.0"},"publisher-location":"Boston","reference-count":22,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402079907"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-7991-5_13","type":"book-chapter","created":{"date-parts":[[2006,3,9]],"date-time":"2006-03-09T08:45:24Z","timestamp":1141893924000},"page":"201-216","source":"Crossref","is-referenced-by-count":1,"title":["Towards High-Level Analog and Mixed-Signal Synthesis From VHDL-AMS Specifications"],"prefix":"10.1007","author":[{"given":"Hua","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Doboli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"H. Chang et al, \u201cTop-Down Constraint Driven Methodology for Analog Integrated Circuits\u201d, Kluwer, 1997.","DOI":"10.1007\/978-1-4419-8752-5"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"F. Balasa et al, \u201cModule Placement for Analog Layout Using the Sequence-Pair Representation\u201d, Proc. of Design Automation Conference, pp. 274\u2013279, 1999.","DOI":"10.1145\/309847.309930"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"J. Cherry, W. M. Snelgrove, \u201cContinuous-Time Delta-Sigma Modulators for High-Speed A\/D Conversion\u201d, Kluwer, 2000.","DOI":"10.1109\/82.847067"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Y. Chang et al, \u201cB* Trees:-A New Representation for Non-Slicing Floorplans\u201d, Proc. of Design Automation Conference, 2000.","DOI":"10.1145\/337292.337541"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"E. Christen, K. Bakalar, \u201cVHDL-AMS-A Hardware Description Language for Analog and Mixed-Signal Applications\u201d, IEEE Trans. Circuits & Systems-II, Vol. 46, No. 10, 1999.","DOI":"10.1109\/82.799677"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"J. Cohn et al, \u201cAnalog Device-Level Layout Automation\u201d, Kluwer, 1994.","DOI":"10.1007\/978-1-4615-2756-5"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"A. Doboli, R. Vemuri, \u201cA VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems\u201d, Proc. of DATE, 1999, pp. 338\u2013345.","DOI":"10.1145\/307418.307518"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"A. Doboli, et al, \u201cBehavioral Synthesis of Analog Systems using Two-Layered Design Space Exploration\u201d, Proc. Design Automation Conference, 1999.","DOI":"10.1145\/309847.310105"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"A. Doboli, R. Vemuri, \u201cA Regularity Based Hierarchical Symbolic Analysis Method for Large scale Analog Networks\u201d, IEEE Trans. Circuits & Systems-II, Vol. 48, No. 11, 2001.","DOI":"10.1109\/82.982361"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"A. Doboli, R. Vemuri, \u201cExploration-Based High-Level Synthesis of Linear Analog Systems Operating at Low\/Medium Frequencies\u201d, IEEE Trans. CADICS, Vol. 22, No. 11, 2003.","DOI":"10.1109\/TCAD.2003.818374"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"A. Doboli, R. Vemuri, \u201cBehavioral Modeling for High-Level Synthesis of Analog and Mixed-Signal Systems from VHDL-AMS\u201d, IEEE Transactions on CADICS, Vol. 22, No. 11, 2003.","DOI":"10.1109\/TCAD.2003.818302"},{"key":"13_CR12","unstructured":"K. Franken et al, \u201cDAISY: A Simulation-Based High-level Synthesis Tool for Sigma-delta Modulators\u201d, Proc. ICCAD, 2002."},{"issue":"12","key":"13_CR13","doi-asserted-by":"crossref","first-page":"1825","DOI":"10.1109\/5.899053","volume":"88","author":"G. Gielen","year":"2000","unstructured":"G. Gielen, R. Rutenbar, \u201cComputer Aided Design of Analog and Mixed-signal Integrated Circuits\u201d, Proc. of IEEE, Vol. 88, No 12, Dec 2000, pp. 1825\u20131852.","journal-title":"Proc. of IEEE"},{"key":"13_CR14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.905671","volume":"20","author":"M. Hershenson","year":"2001","unstructured":"M. Hershenson, S. Boyd and T. Lee,\u201cOptimal design of a CMOS opamp via Geometric Programming\u201d, IEEE Trans. CADICS, Vol.20, NO.1, Jan 2001, pp. 1\u201321.","journal-title":"IEEE Trans. CADICS"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"M. Krasnicki et al, \u201cMAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells\u201d, Proc. Design Automation Conference, 1999, pp. 945\u2013950.","DOI":"10.1145\/309847.310104"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"K. Lampaert, G. Gielen, W. Sansen, \u201cAnalog Layout Generation for Performance and Manufacturability\u201d, Kluwer, 1999.","DOI":"10.1007\/978-1-4757-4501-6"},{"issue":"8","key":"13_CR17","doi-asserted-by":"crossref","first-page":"923","DOI":"10.1109\/43.511572","volume":"CAD-15","author":"E. Malavasi","year":"1996","unstructured":"E. Malavasi et al, \u201cAutomation of IC Layout with Analog Constraints\u201d, IEEE Transactions CAD, Vol. CAD-15, no. 8, pp. 923\u2013942, August 1996.","journal-title":"IEEE Transactions CAD"},{"key":"13_CR18","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/TCAD.1984.1270061","volume":"CAD-3","author":"J. Osterhout","year":"1984","unstructured":"J. Osterhout, \u201cCorner Stitching: A Data-Structuring Technique for VLSI Layout Tools\u201d, IEEE Trans. on CAD, Vol. CAD-3, No. 1, pp. 87\u2013100, January 1984.","journal-title":"IEEE Trans. on CAD"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"Y. Pang et al, \u201cBlock Placement with Symmetry Constraints based on the O-tree Non Slicing Representation\u201d, Proc. of Design Automation Conference, pp. 464\u2013467, 2000.","DOI":"10.1145\/337292.337545"},{"key":"13_CR20","unstructured":"H. Tang, H. Zhang, A. Doboli, \u201cLayout-Aware Analog System Synthesis Based on Symbolic Layout Description and Combined Block Parameter Exploration, Placement and Global Routing\u201d, Annual Symposium on VLSI (ISVLSI), 2003."},{"key":"13_CR21","unstructured":"H. Tang, A. Doboli, \u201cEmploying Layout Templates for Synthesis of Analog Systems\u201d, Midwest Symposium on Circuits and Systems, 2002."},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"P. Vancorenland et al, \u201cA Layout-Aware Synthesis Methodology for RF Circuits\u201d, Proc. of ICCAD, 2001, pp. 358\u2013362.","DOI":"10.1109\/ICCAD.2001.968647"}],"container-title":["Languages for System Specification"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-7991-5_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T23:37:53Z","timestamp":1736293073000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-7991-5_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402079907"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/1-4020-7991-5_13","relation":{},"subject":[]}}