{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T00:10:23Z","timestamp":1736295023689,"version":"3.32.0"},"publisher-location":"Boston","reference-count":10,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402079907"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-7991-5_18","type":"book-chapter","created":{"date-parts":[[2006,3,9]],"date-time":"2006-03-09T08:45:24Z","timestamp":1141893924000},"page":"285-300","source":"Crossref","is-referenced-by-count":1,"title":["Modeling CHP Descriptions in Labeled Transitions Systems for an Efficient Formal Validation of Asynchronous Circuit Specifications"],"prefix":"10.1007","author":[{"given":"Menouer","family":"Boubekeur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominique","family":"Borrione","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Mounier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antoine","family":"Siriani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"M. Renaudin. Asynchronous circuits and systems: a promising design alternative. In MIGAS 2000, special issue Microelectronics-Engineering Journal, volume 54, pages 133\u2013149. Elsevier Science, December 2000.","key":"18_CR1","DOI":"10.1016\/S0167-9317(00)80065-9"},{"unstructured":"A.J. Martin. Programming in vlsi: from communicating processes to delay-insensitive circuits. In Developments in Concurrency and Communication, UT Year of Programming Series, pages 1\u201364. Addison-Wesley, 1990.","key":"18_CR2"},{"unstructured":"L. Fesquet Anh Vu Dinh Duc and M. Renaudin. Synthesis of qdi asynchronous circuits from dtl-style petri-net. In IWLS\u201902, 11th IEEE ACM Internat. Workshop on Logic and Synthesis, New Orleans, volume 55. Elsevier Science, June 2002.","key":"18_CR3"},{"unstructured":"M. Renaudin, J. Rigaud, A. Dinhduc, A. Rezzag, A. Siriani, and J. Fragoso. Tast cad tools. In ASYNC\u201902 TUTORIAL, 2002. ISRN: TIMA-RR-02\/04\/01-FR.","key":"18_CR4"},{"doi-asserted-by":"crossref","unstructured":"M. Renaudin, P. Vivet, and F. Robin. Aspro-216: a standardcell q.d.i. 16-bit risc asynchronous microprocessor. In Proc. of the Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC\u201998), San Diego-USA, pages 22\u201331, 1998.","key":"18_CR5","DOI":"10.1109\/ASYNC.1998.666491"},{"key":"18_CR6","doi-asserted-by":"crossref","first-page":"1101","DOI":"10.1109\/4.933467","volume":"36","author":"P. Senn","year":"2001","unstructured":"P. Senn A. Abrial, M. Renaudin and P. Vivet. A new contactless smart card ic using on-chip antenna and asynchrounous microcontroller. Journal of Solid-State Circuits, 36:1101\u20131107, 2001.","journal-title":"Journal of Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"D. Borrione, M. Boubekeur, E. Dumitrescu, M. Renaudin, and J. Rigaud. An approach to the introduction of formal validation in an asynchronous circuit design flow. In Proc. 36th Hawai Int. Conf. on System Sciences (HICSS\u201903), pages 1101\u20131107, Jan 2003.","key":"18_CR7","DOI":"10.1109\/HICSS.2003.1174811"},{"doi-asserted-by":"crossref","unstructured":"S. Graf M. Bozga and L. Mounier. Automated validation of distributed software using the if environment. In Proc. Workshop on Software Model-checking, volume 55. Elsevier Science, July 2000.","key":"18_CR8","DOI":"10.1016\/S1571-0661(04)00263-4"},{"doi-asserted-by":"crossref","unstructured":"M. Bozga, J. Fernandez, S. Graf, and L. Mounier. If: An intermediate representation and validation environment for timed asynchronous systems. In Proc. FM\u201999, Toulouse, 1999.","key":"18_CR9","DOI":"10.1007\/3-540-48119-2_19"},{"doi-asserted-by":"crossref","unstructured":"K. Van Berkel. Handshake circuits-an asynchronous architecture for vlsi programming. volume 55. Cambridge University Press, July 1993.","key":"18_CR10","DOI":"10.1017\/CBO9780511585777"}],"container-title":["Languages for System Specification"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-7991-5_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T23:37:52Z","timestamp":1736293072000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-7991-5_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402079907"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/1-4020-7991-5_18","relation":{},"subject":[]}}