{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:57:45Z","timestamp":1742403465883,"version":"3.32.0"},"publisher-location":"Boston","reference-count":16,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402079907"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-7991-5_7","type":"book-chapter","created":{"date-parts":[[2006,3,9]],"date-time":"2006-03-09T08:45:24Z","timestamp":1141893924000},"page":"105-117","source":"Crossref","is-referenced-by-count":5,"title":["LAERTE++: An Object Oriented High-Level TPG for SystemC Designs"],"prefix":"10.1007","author":[{"given":"Alessandro","family":"Fin","sequence":"first","affiliation":[]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"V.M. Vedula, and J.A. Abraham. FACTOR: a hierarchical methodology for functional test generation and testability analysis IEEE Proc. DATE, pp. 730\u2013734, 2002.","DOI":"10.1109\/DATE.2002.998380"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"R. Leveugle Automatic modifications of high level VHDL descriptions for fault detection or tolerance. IEEE Proc. DATE, pp. 837\u2013841, 2002.","DOI":"10.1109\/DATE.2002.998396"},{"issue":"7","key":"7_CR3","doi-asserted-by":"crossref","first-page":"827","DOI":"10.1109\/TCAD.2002.1013895","volume":"21","author":"S. Ravi","year":"2002","unstructured":"S. Ravi, G. Lakshminarayana, and N.K. Jha. High-level test compaction techniques IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.: 21 issue: 7, pp. 827\u2013841, July 2002.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"7_CR4","unstructured":"L. Berrojo, I. Gonzalez, F. Corno, M.S. Reorda, G. Squillero, L. Entrena, and C. Lopez. New techniques for speeding-up fault-injection campaigns."},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"M.B. Santos, F.M. Goncalves, I.C. Teixeira, J.P. Teixeira. Implicit functionality and multiple branch coverage (IFMB): a testability metric for RT-level. IEEE Proc. ITC. 377\u2013385, 2001.","DOI":"10.1109\/TEST.2001.966654"},{"issue":"2","key":"7_CR6","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1109\/12.980008","volume":"51","author":"F. Ferrandi","year":"2002","unstructured":"F. Ferrandi, F. Fummi, D. Sciuto. Test generation and testability alternatives exploration of critical algorithms for embedded applications. IEEE Trans. on Computers, volume: 51 issue: 2, pp. 200\u2013215, Feb. 2002","journal-title":"IEEE Trans. on Computers"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"R.S. Tupuri, J.A. Abraham, and D.G. Saab. Hierarchical test generation for systems on a chip. IEEE Proc. ICVD, pp. 198\u2013203, 2000.","DOI":"10.1109\/ICVD.2000.812609"},{"issue":"4","key":"7_CR8","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/54.936245","volume":"18","author":"R.B. Jones","year":"2001","unstructured":"R.B. Jones, J.W. O\u2019Leary, C.-J.H. Seger, M.D. Aagaard, M.D., and T.F. Melham. Practical formal verification in microprocessor design. IEEE Design & Test of Computers, volume: 18 issue: 4, pp. 16\u201325, July\u2013Aug. 2001","journal-title":"IEEE Design & Test of Computers"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"A. Veneris, J.B. Liu, M. Amiri, and M.S. Abadir. Incremental diagnosis and correction of multiple faults and errors. IEEE Proc. DATE, pp. 716\u2013721, 2002.","DOI":"10.1109\/DATE.2002.998378"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"A. Fin, and F. Fummi, A Web-CAD Methodology for IP-Core Analysis and Simulation, IEEE Proc. DAC, pp. 597\u2013600, 2000.","DOI":"10.1145\/337292.337590"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"A. Castelnuovo, A. Fin, F. Fummi, and F. Sforza. Emulation-based Design Errors Identification. IEEE Proc. DFT, 2002.","DOI":"10.1109\/DFTVS.2002.1173533"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"A. Fin, F. Fummi, and G. Pravadelli. AMLETO: A Multi-language Environment for Functional Test Generation. IEEE Proc. ITC, pp. 821\u2013829, 2001.","DOI":"10.1109\/TEST.2001.966704"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"F. Ferrandi, A. Fin, F. Fummi, and D. Sciuto. Functional Test Generation for Behaviorally Sequential Models. IEEE Proc. DATE, pp. 403\u2013410, 2001.","DOI":"10.1109\/DATE.2001.915056"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"J.C. Baraza, J. Gracia, D. Gil, and P.J. Gil A Prototype of A VHDL-Based Fault Injection Tool IEEE Proc. DFT, pp. 396\u2013404, 2000.","DOI":"10.1109\/DFTVS.2000.887180"},{"key":"7_CR15","unstructured":"R. Davies Newran02B-a random number generator library http:\/\/www.robertnz.net"},{"key":"7_CR16","unstructured":"CoCentric SystemC Compiler Behavioral Modeling Guide. Synopsys version 2000.11-SCC1, 2001."}],"container-title":["Languages for System Specification"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-7991-5_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T23:38:09Z","timestamp":1736293089000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-7991-5_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402079907"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/1-4020-7991-5_7","relation":{},"subject":[]}}