{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:40:02Z","timestamp":1736188802914,"version":"3.32.0"},"publisher-location":"Boston, MA","reference-count":40,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781402080753"},{"type":"electronic","value":"9781402080760"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/1-4020-8076-x_12","type":"book-chapter","created":{"date-parts":[[2005,12,21]],"date-time":"2005-12-21T16:48:17Z","timestamp":1135183697000},"page":"214-232","source":"Crossref","is-referenced-by-count":3,"title":["Energy-Efficient Network-On-Chip Design"],"prefix":"10.1007","author":[{"given":"Davide","family":"Bertozzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"P. Aldworth, \u201cSystem-on-a-Chip Bus Architecture for Embedded Applications,\u201d IEEE International Conference on Computer Design, pp. 297\u2013298, 1999.","DOI":"10.1109\/ICCD.1999.808553"},{"key":"12_CR2","unstructured":"\u201cXpipes: a Latency Insensitive Parameterized Network-on-chip A rchitecture For Multi-Processor SoCs\u201d, M. Dall\u2019Osso, G. Biccari, L. Giovannini, D. Bertozzi, L. Benini, Int. Conf. on Computer Design, pp.536\u2013541, October 2003."},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, \u201cQNoC: QoS architecture and design process for Network on Chip\u201d, Journal on Systems Architecture, Special Issue on Networks on Chip, December 2003.","DOI":"10.1016\/j.sysarc.2003.07.004"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"I. Saastamoinen, D.S. Tortosa, J. Nurmi, \u201cInterconnect IP Node for Future System-on-Chip Designs\u201d, IEEE Int. Work. on Electronic Design, Test and Applications, pp.116\u2013120, January 2002.","DOI":"10.1109\/DELTA.2002.994599"},{"issue":"issue 4","key":"12_CR5","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1109\/43.992764","volume":"21","author":"C.T. Hsieh","year":"2002","unstructured":"C.T. Hsieh, M. Pedram, \u201cArchitectural Energy Optimization by Bus Splitting,\u201d IEEE Trans. CAD, Vol.21,issue 4, pp.408\u2013414, April 2002.","journal-title":"IEEE Trans. CAD"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"J. Liang, S. Swaminathan, R. Tessier, \u201caSOC: A Scalable, Single-Chip Communication Architecture,\u201d IEEE Int. Conf. on Parallel Architectures and Compilation Techniques, pp.37\u201346, October 2000.","DOI":"10.1109\/PACT.2000.888329"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"S. Murali, G. De Micheli, \u201cBandwidth-Constrained Mapping of Cores onto NoC Architectures\u201d, Design Automation and Testing in Europe, 2004, pp.20896\u201320901.","DOI":"10.1109\/DATE.2004.1269002"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"L. Bisdounis, C. Dre, S. Blionas, D. Metafas, A. Tatsaki, F. Ieromninon, E. Macii, P. Rouzet, R. Zafalon, L. Benini \u201cLow-Power System-on-Chip Architecture for Wireless LANs,\u201d IEE Proc.-Comput. Digit. Tech., Vol.151,no 1, January 2004.","DOI":"10.1049\/ip-cdt:20030978"},{"key":"12_CR9","unstructured":"K. Lee, S.J. Lee, S.E. Kim, H.M. Choi, D. Kim, S. Kim, M.W. Lee, H.J. Yoo, \u201cA 51mW 1.6GHz On-Chip Network for Low Power Heterogeneous SoC Platform\u201d, IEEE Int.Solid-State Circuits Conference, pp.1\u20133, 2004."},{"key":"12_CR10","unstructured":"S.J. Lee et al., \u201cAn 800MHz Star-Connected On-Chip Network for Application to Systems on a Chip \u201d, IEEE Int.Solid-State Circuits Conference, pp.468\u2013469, February 2003."},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"W. Bainbridge, S. Furber, \u201cDelay insensitive system-on-chip interconnect using 1-of-4 data encoding,\u201d IEEE International Symposium on Asynchronous Circuits and Systems, pp. 118\u2013126, 2001.","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"D. Bertozzi, L. Benini and G. De Micheli, \u201cLow-Power Error-Resilient Encoding for On-chip Data Busses,\u201d DATE, International Conference on Design and Test Europe Paris, 2000, pp. 102\u2013109.","DOI":"10.1109\/DATE.2002.998256"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Dally, W.; Towles, B.; \u201cRoute Packets, Not Wires: On-Chip Interconnection Networks\u201d 38th Design Automation Conference, 2001. Proceedings","DOI":"10.1109\/DAC.2001.935594"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"B. Cordan, \u201cAn efficient bus architecture for system-on-chip design,\u201d IEEE Custom Integrated Circuits Conference, pp. 623\u2013626, 1999.","DOI":"10.1109\/CICC.1999.777358"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Dally, W.J; Aoki, H. \u201cDeadlock-free adaptive routing in multicomputer networks using virtual channels\u201d IEEE Trans. on Parallel and Distributed Systems, April 1993","DOI":"10.1109\/71.219761"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"W. Dally and J. Poulton, Digital Systems Engineering, Cambridge University Press, 1998.","DOI":"10.1017\/CBO9781139166980"},{"key":"12_CR17","unstructured":"J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks: an Engineering Approach. IEEE Computer Society Press, 1997."},{"issue":"4","key":"12_CR18","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/92.863617","volume":"8","author":"R. Hegde","year":"2000","unstructured":"R. Hegde, N. Shanbhag, \u201cToward Achieving Energy Efficiency in Presence of Deep Submicron Noise,\u201d IEEE Transactions on VLSI Systems, pp. 379\u2013391, vol. 8,no. 4, August 2000.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"4","key":"12_CR19","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/92.863617","volume":"8","author":"R. Hegde","year":"2000","unstructured":"R. Hegde, N. Shanbhag, \u201cToward achieving energy efficiency in presence of deep submicron noise,\u201d IEEE Transactions on VLSI Systems, pp. 379\u2013391, vol. 8,no. 4, August 2000.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"12_CR20","doi-asserted-by":"crossref","unstructured":"R. Ho, K. Mai, M. Horowitz, \u201cThe Future of wires,\u201d Proceedings of the IEEE, January 2001.","DOI":"10.1109\/5.920580"},{"key":"12_CR21","doi-asserted-by":"crossref","unstructured":"Karim, F.; Nguyen, A.; Dey, S. \u201cOn-chip Communication Architecture for OC-768 Network Processors\u201d 38th Design Automation Conference, 2001. Proceedings","DOI":"10.1145\/378239.379047"},{"key":"12_CR22","unstructured":"E. Nilsson \u201cDesign and Implementation of a Hot-Potato Switch in a Network on Chip\u201d Master of Science Thesis, LECS, Royal Institute of Technology"},{"key":"12_CR23","doi-asserted-by":"crossref","unstructured":"Li Shang and Li-Shiuan Peh and Niraj K. Jha, \u201cDynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks,\u201d HPCA \u2014 Proceedings of the International Symposium on High Performance Computer Architecture, Anaheim, February 2003, pp. 91\u2013102.","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"12_CR24","doi-asserted-by":"crossref","unstructured":"Singh, J. P.; Weber, W.; Gupta, A,; \u201cSPLASH: Stanford Parallel Applications for Shared-Memory\u201d Computer Architecture News, vol. 20,no. 1","DOI":"10.1145\/130823.130824"},{"key":"12_CR25","doi-asserted-by":"crossref","unstructured":"J. Walrand, P. Varaiya, High-Performance Communication Networks. Morgan Kaufman, 2000.","DOI":"10.1016\/B978-0-08-050803-0.50016-2"},{"key":"12_CR26","doi-asserted-by":"crossref","unstructured":"F. Worm, P. Ienne, P. Thiran and G. De Micheli, \u201cAn Adaptive Low-power Transmission Scheme for On-chip Networks,\u201d ISSS, Proceedings of the International Symposium on System Synthesis, Kyoto, October 2002, pp. 92\u2013100.","DOI":"10.1145\/581199.581221"},{"key":"12_CR27","doi-asserted-by":"crossref","unstructured":"R. Yoshimura, T. Koat, S. Hatanaka, T. Matsuoka, K. Taniguchi, \u201cDS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs,\u201d IEEE Solid-State Circuits Conference, pp. 371\u2013371, Jan. 2000.","DOI":"10.1109\/ISSCC.2000.839820"},{"key":"12_CR28","unstructured":"Ye, T. T.; Benini, L.; De Micheli, G.; \u201cPacketized On-Chip Interconnect Communication Analysis for MPSoC\u201d Design Automation and Test in Europe, DATE 2003 Proceedings"},{"issue":"3","key":"12_CR29","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/92.845893","volume":"8","author":"H. Zhang","year":"2000","unstructured":"H. Zhang, V. George, J. Rabaey, \u201cLow-swing on-chip signaling techniques: effectiveness and robustness,\u201d IEEE Transactions on VLSI Systems, vol. 8,no. 3, pp. 264\u2013272, June 2000.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"12_CR30","doi-asserted-by":"crossref","unstructured":"H. Zhang, M. Wan, V. George, J. Rabaey, \u201cInterconnect architecture exploration for low-energy configurable single-chip DSPs,\u201d IEEE Computer Society Workshop on VLSI, pp. 2\u20138, 1999.","DOI":"10.1109\/IWV.1999.760456"},{"key":"12_CR31","doi-asserted-by":"crossref","unstructured":"C.H. Zeferino, A.A. Susin, \u201cSoCIN: A Parametric and Scalable Network-on-Chip,\u201d Symposium on Integrated Circuits and Systems Design SBCCI\u201903, pp. 169\u2013174, September 2003.","DOI":"10.1109\/SBCCI.2003.1232824"},{"key":"12_CR32","doi-asserted-by":"crossref","unstructured":"F. Poletti, D. Bertozzi,L. Benini,A. Bogliolo, \u201cPerformance Analysis of Arbitration Policies for SoC Communication Architectures,\u201d Journal on Design Automation for Embedded Systems, Kluwer, pp. 189\u2013210, 2003.","DOI":"10.1023\/B:DAEM.0000003962.54165.5c"},{"key":"12_CR33","unstructured":"IBM CoreConnect bus architecture, \u201chttp:\/\/www-3.ibm.com\/chips\/products\/coreconnect\u201d"},{"key":"12_CR34","unstructured":"AMBA Multi-Layer AHB and AHB-Lite, \u201chttp:\/\/www.arm.com\/products\/solutions\/AMBAAHBandLite.html\u201d"},{"key":"12_CR35","doi-asserted-by":"crossref","unstructured":"E.B. Van der Tol, E.G.T. Jaspers, \u201cMapping ofMPEG-4 Decoding on a Flexible Architecture Platform\u201d, SPIE 2002, pp. 1\u201313, Jan, 2002.","DOI":"10.1117\/12.451067"},{"issue":"3","key":"12_CR36","first-page":"707","volume":"45","author":"E.G.T. Jaspers","year":"1999","unstructured":"E.G.T. Jaspers, et al.,\u201cChip-set for Video Display of Multimedia Information\u201d, IEEE Trans. on Consumer Electronics, Vol.45,No. 3, pp. 707\u2013716, Aug, 1999.","journal-title":"IEEE Trans. on Consumer Electronics"},{"issue":"5","key":"12_CR37","doi-asserted-by":"publisher","first-page":"586","DOI":"10.1109\/5.929646","volume":"89","author":"R.H. Havemann","year":"2001","unstructured":"R.H. Havemann, J.A. Hutchby, \u201cHigh-Performance Interconnects: An Integration Overview\u201d, Proceedings of the IEEE, Vol.89,no 5, pp.586\u2013601, May 2001","journal-title":"Proceedings of the IEEE"},{"key":"12_CR38","doi-asserted-by":"crossref","unstructured":"K. Lahiri, A. Raghunathan, S. Dey, \u201cCommunication Architecture Based Power Management for Battery Efficient System Design\u201d, Proc. ACM\/IEEE DAC, pp.691\u2013696, 2002.","DOI":"10.1145\/513918.514094"},{"key":"12_CR39","doi-asserted-by":"crossref","unstructured":"A. Laffely, J. Liang, R. Tessier, W. Burleson, \u201cAdaptive System on Chip (aSoC): a Backbone for Power-Aware Signal Processing Cores\u201d, Int. Conf. on Image Processing, pp.105\u2013108 (III), 2003.","DOI":"10.1109\/ICIP.2003.1247192"},{"key":"12_CR40","doi-asserted-by":"crossref","unstructured":"V. Raghunathan, M.B. Srivastava, R.K. Gupta, \u201cA Survey of Techniques for Energy Efficient On-Chip Communication\u201d, DAC 2003, pp.900\u2013905, June 2003.","DOI":"10.1145\/775832.776059"}],"container-title":["Ultra Low-Power Electronics and Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8076-X_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:00:57Z","timestamp":1736186457000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8076-X_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9781402080753","9781402080760"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8076-x_12","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}