{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:51:13Z","timestamp":1725457873528},"publisher-location":"Boston","reference-count":20,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402080751"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-8076-x_13","type":"book-chapter","created":{"date-parts":[[2005,12,21]],"date-time":"2005-12-21T11:48:17Z","timestamp":1135165697000},"page":"233-254","source":"Crossref","is-referenced-by-count":2,"title":["System Level Power Modeling and Simulation of High-End Industrial Network-On-Chip"],"prefix":"10.1007","author":[{"given":"Andrea","family":"Bona","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vittorio","family":"Zaccaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Zafalon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"J. Duato, S. Yalamanchili, L. Ni, \u201cInterconnection Networks: an Engineering Approach\u201d, IEEE Computer Society Press, 1997."},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"K. Lahiri, S. Dey et al.,\u201cEfficient Exploration of the SOC Communication Architecture Design Space\u201d, Proc. of ICCAD-2000, Nov. 2000, S.Jose\u2019, USA.","DOI":"10.1109\/ICCAD.2000.896509"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"W. Dally, B. Toles, \u201cRoute Packets, not Wires: On-Chip Interconnection Network\u201d, Proceedings of 38th DAC 2001, June 2001, Las Vegas, USA.","DOI":"10.1109\/DAC.2001.935594"},{"key":"13_CR4","unstructured":"A. Sangiovanni Vincentelli, J. Rabaey, K. Keutzer et al., \u201cAddressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design\u201d, Proceedings of 38th DAC 2001, June 2001, Las Vegas, USA."},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"F. Karim, A. Nguyen et al., \u201cOn Chip Communication Architecture for OC-768 Network Processors\u201d, Proceedings of 38th DAC 2001, June 2001, Las Vegas, USA.","DOI":"10.1145\/378239.379047"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"K. Lahiri, S. Dey et al.,\u201cEvaluation of the Traffic Performance Characteristics of System-on-Chip Communication Architectures\u201d, Proc. 14th Int\u2019l Conference on VLSI Design 2001, Los Alamitos, USA.","DOI":"10.1109\/ICVD.2001.902636"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, \u201cNetwork on Chip: A New SoC Paradigm\u201d, IEEE Computer, January 2002.","DOI":"10.1109\/2.976921"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"T. Ye, L. Benini, G. De Micheli, \u201cAnalysis of power consumption on switch fabrics in network routers\u201d, Proceedings of 39th DAC 2002, June 2002, New Orleans, USA.","DOI":"10.1145\/513918.514051"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"S. Kumar et al., \u201cA network on chip architecture and design methodology\u201d, Intemational Symposium on VLSI 2002.","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"13_CR10","unstructured":"H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, \u201cOrion: A Power-Performance Simulator for Interconnection Networks\u201d, International Symposium on Microarchitecture, MICRO-35, November 2002, Istanbul, Turkey."},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"T. Ye, G. De Micheli and L. Benini, \u201cPacketized On-Chip Interconnect Communication Analysis for MPSoC\u201d, Proceedings of DATE-03, March 2003, Munich, Germany, pp. 344\u2013349.","DOI":"10.1109\/DATE.2003.1253632"},{"key":"13_CR12","unstructured":"J. Hu and R. Marculescu, \u201cExploiting the Routing Flexibility for Energy\/Performance Aware Mapping of Regular NoC Architectures\u201d, Proceedings of DATE-03, March 2003, Munich, Germany, pp. 688\u2013693."},{"key":"13_CR13","unstructured":"T. Grotker, S. Liao, G. Martin and S. Swan, \u201cSystem Design with SystemC\u201d, Kluwer Academic Publishers, 2002."},{"key":"13_CR14","unstructured":"\u201cSTBus Communication System: Concepts and Definitions\u201d, Reference Guide, STMicroelectronics, October 2002."},{"key":"13_CR15","unstructured":"\u201cSTBus Functional Specs\u201d, STMicroelectronics, public web support site, http:\/\/www.stmcu.com\/inchtml-pages-STBus_intro.html, STMicroelectronics, April 2003."},{"key":"13_CR16","unstructured":"Synopsys Inc., \u201cCore Consultant Reference Manual\u201d, \u201cPower Compiler Reference Manual\u201d and \u201cVCS: Verilog Compiled Simulator Reference Manual\u201d, v2003.06, June 2003."},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"C. Patel, S. Chai, S. Yalamanchili, and D. Schimmel, \u201cPower-constrained design of multiprocessor interconnection networks,\u201d in Proc. Int. Conf. Computer Design, pp. 408\u2013416, Oct. 1997.","DOI":"10.1109\/ICCD.1997.628902"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"H. Zimmermann, \u201cOSI Reference Model \u2014 The ISO model of architecture for Open System Interconnection\u201d, IEEE Trans. on Communication, n 4, April 1980.","DOI":"10.1109\/TCOM.1980.1094702"},{"key":"13_CR19","unstructured":"VSI Alliance Standard, \u201cSystem-Level Interface Behavioral Documentation Standard Version 1\u201d, Released March 2000."},{"key":"13_CR20","unstructured":"Box, George E. P. and Draper Norman Richard. Empirical model-building and response surfaces, John Wiley & Sons New York, 1987"}],"container-title":["Ultra Low-Power Electronics and Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8076-X_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:47:23Z","timestamp":1605624443000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8076-X_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402080751"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8076-x_13","relation":{},"subject":[]}}