{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:40:02Z","timestamp":1736188802760,"version":"3.32.0"},"publisher-location":"Boston","reference-count":27,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402080751"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-8076-x_4","type":"book-chapter","created":{"date-parts":[[2005,12,21]],"date-time":"2005-12-21T16:48:17Z","timestamp":1135183697000},"page":"56-83","source":"Crossref","is-referenced-by-count":0,"title":["Static Leakage Reduction through Simulteneous VTT\/TOX and State Assignment"],"prefix":"10.1007","author":[{"given":"Dongwoo","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Zhai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu and J. Yamada, \u201c1-V power supply high-speed digital circuit technology with multithreshold voltage CMOS,\u201d IEEE Journal of Solid-State Circuits, vol. 30, pp. 847\u2013854, Aug. 1995.","DOI":"10.1109\/4.400426"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"J. Kao, A. Chandrakasan, and D. Antoniadis, \u201cTransistor sizing issues and tool for multi-threshold CMOS technology,\u201d Proc. Design Automation Conference, pp. 409\u2013414, 1997.","DOI":"10.1109\/DAC.1997.597182"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe and J. Yamada, \u201cA 1-V highspeed MTCMOS circuit scheme for power-down application circuits,\u201d IEEE Journal of Solid-State Circuits, vol. 32, pp. 861\u2013869, June 1997.","DOI":"10.1109\/4.585288"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"H. Kawaguchi, K. Nose and T. Sakurai, \u201cA super cut-off CMOS (SCCMOS) scheme for 0.5V supply voltage with picoampere standby current,\u201d IEEE Journal of Solid-State Circuits, vol. 35, pp. 1498\u20131501, October 2000.","DOI":"10.1109\/4.871328"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"R. X. Gu and M. I. Elmasry, \u201cPower dissipation analysis and optimization of deep submicron CMOS digital circuits,\u201d IEEE Journal on Solid-State Circuits, vol. 31,no. 5, pp. 707\u2013713, May 1996.","DOI":"10.1109\/4.509853"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Z. Chen, M. C. Johnson, L. Wei and K. Roy, \u201cEstimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks,\u201d Proc. International Symposium on Low Power Electronics Design, pp. 239\u2013244, 1998.","DOI":"10.1145\/280756.280917"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"J. Halter and F. Najm, \u201cA gate-level leakage power reduction method for ultralow-power CMOS circuits,\u201d Proc. CICC, pp. 475\u2013478, 1997.","DOI":"10.1109\/CICC.1997.606670"},{"key":"4_CR8","volume-title":"Design of High-Performance Microprocessor Circuits","author":"V. De","year":"2001","unstructured":"V. De, Y. Ye, A. Keshavarzi, S. Narendra, J. Kao, D. Somasekhar, R. Nair and S. Borkar, \u201cTechniques for leakage power reduction,\u201d in Design of High-Performance Microprocessor Circuits, New York: IEEE Press, 2001."},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"714","DOI":"10.1109\/43.766723","volume":"18","author":"M.C. Johnson","year":"1999","unstructured":"M.C. Johnson, D. Somasekhar and K. Roy, \u201cModels and algorithms for bounds on leakage in CMOS circuits,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, pp. 714\u2013725, June 1999.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"4_CR10","unstructured":"A. Fadi, S. Hassoun, K. A. Sakallaha and D. Blaauw, \u201cRobust SAT-based search algorithm for leakage power reduction,\u201d Proc. International Workshop on Power and Timing Modeling, Optimization and Simulation, 2002."},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"D. Lee, W. Kwong, D. Blaauw and D. Sylvester, \u201cAnalysis and minimization techniques for total leakage considering gate oxide leakage,\u201d Proc. Design Automation Conference, pp. 175\u2013180, 2003.","DOI":"10.1145\/775832.775878"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"R.S. Guindi and F.N. Najm, \u201cDesign techniques for gate-leakage reduction in CMOS circuits,\u201d Proc. ISQED, pp.61\u201365, 2003.","DOI":"10.1109\/ISQED.2003.1194710"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"F. Hamzaoglu and M.R. Stan, \u201cCircuit-level techniques to control gate leakage for sub-100nm CMOS,\u201d Proc. International Symposium on Low Power Electronics and Design, pp. 60\u201363, 2002.","DOI":"10.1145\/566408.566425"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"T. Inukai, M. Takamiya, K. Nose, H. Kawaguchi, T. Hiramoto and T. Sakurai, \u201cBoosted Gate MOS (BGMOS): Device\/circuit cooperation scheme to achieve leakage-free giga-scale integration,\u201d Proc. Custom Integrated Circuit Conference, pp. 409\u2013412, 2000.","DOI":"10.1109\/CICC.2000.852696"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Q. Wang and S.B.K. Vrudhula, \u201cStatic power optimization of deep submicron CMOS circuits for dual Vt technology,\u201d International Conference on Computer-Aided Design, pp. 490\u2013496, 1998.","DOI":"10.1145\/288548.289076"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"L. Wei, Z. Chen, M. C. Johnson, K. Roy and V. De, \u201cDesign and optimization of low voltage high performance dual threshold CMOS circuits,\u201d Proc. Design Automation Conference, pp. 489\u2013494, 1998.","DOI":"10.1145\/277044.277179"},{"key":"4_CR17","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/92.994980","volume":"10","author":"S. Sirichotiyakul","year":"2002","unstructured":"S. Sirichotiyakul, T. Edwards, C. Oh, R. Panda and D. Blaauw, \u201cDuet: an accurate leakage estimation and optimization tool for dual Vt circuits,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, pp. 79\u201390, April 2002.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"M. Ketkar and S. Sapatnekar, \u201cStandby power optimization via transistor sizing and dual threshold voltage assignment,\u201d Proc. ICCAD, 2002, pp. 375\u2013378.","DOI":"10.1145\/774572.774628"},{"key":"4_CR19","unstructured":"S. Stiffler, \u201cOptimizing performance and power for 130nm and beyond,\u201d IBM Technology Group New England Forum, 2003."},{"key":"4_CR20","unstructured":"International Technology Roadmap for Semiconductors, 2002."},{"key":"4_CR21","doi-asserted-by":"crossref","first-page":"1636","DOI":"10.1109\/16.853042","volume":"47","author":"N. Yang","year":"2000","unstructured":"N. Yang, W. K. Henson, and J. J. Wortman, \u201cA comparative study of gate direct tunneling and drain leakage currents in N-MOSFETs with sub-2nm gate oxides,\u201d IEEE Trans. Electron Devices, vol. 47, pp. 1636\u20131644, Aug. 2000.","journal-title":"IEEE Trans. Electron Devices"},{"key":"4_CR22","unstructured":"B. Yu, H. Wang, C. Riccobene, Q. Xiang and M.-R. Lin \u201cLimits of gate oxide scaling in nano-transistors,\u201d Proc. Symposium on VLSI Tech., pp. 90\u201391, 2000."},{"key":"4_CR23","doi-asserted-by":"crossref","first-page":"540","DOI":"10.1109\/55.877204","volume":"21","author":"Y.-C. Yeo","year":"2000","unstructured":"Y.-C. Yeo, Q. Lu, W.-C. Lee, T.-J. King, C. Hu, X. Wang, X. Guo and T. P. Ma, \u201cDirect tunneling gate leakage current in transistors with ultra thin silicon nitride gate dielectric,\u201d IEEE Electron Device Letters, vol. 21, pp. 540\u2013542, Nov. 2000.","journal-title":"IEEE Electron Device Letters"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Q. Xiang, J. Jeon, P. Sachdey, B. Yu, K. C. Saraswat and M.-R. Lin, \u201cVery high performance 40nm CMOS with ultra-thin nitride\/oxynitride stack gate dielectric and pre-doped dual poly-Si gate electrodes,\u201d Proc. International Electron Devices Meeting, pp. 860\u2013862, 2000.","DOI":"10.1109\/IEDM.2000.904453"},{"key":"4_CR25","doi-asserted-by":"publisher","first-page":"998","DOI":"10.1109\/43.402499","volume":"14","author":"H. Kriplani","year":"1995","unstructured":"H. Kriplani, F. N. Najm and I. N. Hajj, \u201cPattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: algorithms, signal correlations, and their resolution,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, pp. 998\u20131012, Aug. 1995.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"4_CR26","unstructured":"Ruchir Puri, IBM T.J. Watson Research, personal communication."},{"key":"4_CR27","unstructured":"F. Brglez and H. Fujiwara, \u201cA Neutral Netlist of 10 Combinatorial Benchmark Circuits\u201d, Proc. ISCAS, 1985, pp.695\u2013698."}],"container-title":["Ultra Low-Power Electronics and Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8076-X_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:01:06Z","timestamp":1736186466000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8076-X_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402080751"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8076-x_4","relation":{},"subject":[]}}