{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:40:02Z","timestamp":1736188802938,"version":"3.32.0"},"publisher-location":"Boston","reference-count":17,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402080751"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-8076-x_5","type":"book-chapter","created":{"date-parts":[[2005,12,21]],"date-time":"2005-12-21T16:48:17Z","timestamp":1135183697000},"page":"84-102","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Efficient Shared Memory Architectures for Multi-Processor Systems-On-Chip"],"prefix":"10.1007","author":[{"given":"Kimish","family":"Patel","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, \u201cNetworks on Chips: A New SoC Paradigm,\u201d IEEE Computer, Vol. 35,No. 1, pp. 70\u201378, January 2002.","DOI":"10.1109\/2.976921"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"P. Stenstr\u00f6m, \u201cASurvey ofCacheCoherence Schemes forMultiprocessors,\u201d IEEE Computer, Vol. 23,No. 6, June 1990, pp. 12-24.","DOI":"10.1109\/2.55497"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"F. Catthoor, et al. Custom Memory Management Methodology Exploration forMemory Optimization for EmbeddedMultimedia System Design, Kluwer Academic Publishers, 1998.","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"P. Panda, N. Dutt, Memory Issues in Embedded Systems-on-Chip Optimization and Exploration, Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5107-2"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"A. Macii, L. Benini, M. Poncino, Memory Design Techniques for Low-Energy Embedded Systems, Kluwer Academic Publishers, 2002.","DOI":"10.1007\/978-1-4757-5808-5"},{"issue":"1","key":"5_CR6","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/605459.605461","volume":"2","author":"L. Benini","year":"2003","unstructured":"L. Benini, A. Macii, M. Poncino, \u201cEnergy-Aware Design of Embedded Memories: A Survey of Technologies, Architectures and Optimization Techniques\u201d, ACM Transactions on Embedded Computing Systems, Vol. 2,No. 1, Feb. 2003, pp. 5\u201332.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"5_CR7","unstructured":"Cypress Semiconductor, \u2329http:\/\/www.cypress.com\/products\u232a."},{"key":"5_CR8","unstructured":"Integrated Devices Technology, \u2329http:\/\/www.idt.com\/products\/\u232amulti port.html."},{"key":"5_CR9","unstructured":"Artisan Components, http:\/\/www.artisan.com\/products\/memory.html."},{"issue":"2","key":"5_CR10","first-page":"96","volume":"10","author":"L. Macchiarulo","year":"2000","unstructured":"L. Macchiarulo, A. Macii, L. Benini, M. Poncino, \u201cLayout-Driven Memory Synthesis for Embedded Systems-on-Chip,\u201d IEEE Transactions on Very Large Scale Integration (VLSI), Vol. 10,No. 2, pp. 96\u2013105, April 2000","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI)"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"P.R. Panda, N.D. Dutt, \u201cBehavioral Array Mapping into Multiport Memories Targeting Low-Power,\u201d VLSI\u201997: International Conference on VLSI Design, Jan. 1997, pp. 268\u2013272.","DOI":"10.1109\/ICVD.1997.568088"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"P.R. Panda, L. Chitturi, \u201cAn Energy-Conscious Algorithm for Memory Port Allocation,\u201d ICCAD\u201902: International Conference on Computer Aided Design, Nov. 2002, pp. 572\u2013576.","DOI":"10.1145\/774572.774656"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"W.-T. Shiue, C. Chakrabarti, \u201cLow-Power Multi-Module, Multi-Port Memory Design for Embedded Systems,\u201d Journal of VLSI Signal Processing, pp.167\u2013178, Nov 2001.","DOI":"10.1023\/A:1012227328646"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"M. Lewis, L. Brackenbury, \u201cExploiting Typical DSP Data Access Patterns andAsynchrony for a Low-Power Multi-ported RegisterBank,\u201d ASYNC\u201901: International Symposium on Asynchronous Circuits and Systems, March 2001, pp. 4\u201314.","DOI":"10.1109\/ASYNC.2001.914064"},{"key":"5_CR15","unstructured":"D. Sunada, D. Glasco, M. Flynn, ABSS v2.0: A SPARC Simulator, Technical Report CSL-TR-98-755, CSL, Stanford University, April 1998."},{"key":"5_CR16","unstructured":"M. D. Hill, J. Elder, DineroIV Trace-Driven Uniprocessor Cache Simulator, www.cs.wisc.edu\/markhill\/DineroIV, 1998."},{"issue":"1","key":"5_CR17","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","volume":"20","author":"J. P. Singh","year":"1992","unstructured":"J. P. Singh, W.-D. Weber, A. Gupta, \u201cSPLASH: Stanford Parallel Applications for Shared-Memory\u201d, Computer Architecture News, Vol. 20,No. 1, pages 5\u201344, March 1992.","journal-title":"Computer Architecture News"}],"container-title":["Ultra Low-Power Electronics and Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8076-X_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:01:04Z","timestamp":1736186464000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8076-X_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402080751"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8076-x_5","relation":{},"subject":[]}}