{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:52:43Z","timestamp":1761580363688},"publisher-location":"Boston","reference-count":29,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402080751"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-8076-x_6","type":"book-chapter","created":{"date-parts":[[2005,12,21]],"date-time":"2005-12-21T11:48:17Z","timestamp":1135165697000},"page":"103-122","source":"Crossref","is-referenced-by-count":4,"title":["Tuning Caches to Applications for Low-Energy Embedded Systems"],"prefix":"10.1007","author":[{"given":"Ann","family":"Gordon-Ross","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuanjun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Vahid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"S. Segars. Low power design techniques for microprocessors, International Solid State Circuit Conference, February 2001."},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"C. Zhang, F. Vahid, and W. Najjar. A highly-configurable cache architecture for embedded systems. 30th Annual International Symposium on Computer Architecture, June 2003.","DOI":"10.1145\/859618.859635"},{"key":"6_CR3","unstructured":"Altera, Nios Embedded Processor System Development, \u2329http:\/\/www.altera.com\/corporate\/\u232a news_room\/releases\/products\/nr-nios_delivers_goods.html."},{"key":"6_CR4","unstructured":"Arc International, www.arccores.com."},{"key":"6_CR5","unstructured":"ARM, www.arm.com."},{"key":"6_CR6","unstructured":"MIPS Technologies, www.mips.com."},{"key":"6_CR7","unstructured":"Tensilica, Xtensa Processor Generator, http:\/\/www.tensilica.com\/."},{"key":"6_CR8","unstructured":"D. H. Albonesi. Selective Cache Ways: On Demand Cache Resource Allocation. Journal of Instruction Level Parallelism, May 2002."},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"A. Malik, W. Moyer, and D. Cermak. A Low Power Unified Cache Architecture Providing Power and Performance Flexibility. International Symposium on Low Power Electronics and Design, 2000.","DOI":"10.1145\/344166.344610"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Heirarchy Reconfiguration For Energy and Performance in General-Purpose Processor Architecture. 3rd International Symposium on Microarchitecture, December 2000.","DOI":"10.1145\/360128.360153"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"A. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, and X. Ji. Cache Access and Cache Time Model. IEEE Journal of Solid-State Circuits, Vol 31,No 5, 1996.","DOI":"10.1109\/4.509850"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"T. Givargis and F. Vahid. Platune: A Tuning Framework For System-On-a-Chip Platforms. IEEE Transactions on Computer Aided Design, November 2002.","DOI":"10.1109\/TCAD.2002.804107"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"M. Palesi and T. Givargis. Multi-Objective Design Space Exploration Using Genetic Algorithms. International Workshop on Hardware\/Software Codesign, May 2002.","DOI":"10.1145\/774789.774804"},{"key":"6_CR14","unstructured":"C. Zhang and F. Vahid. Cache Configuration Exploration on Prototyping Platforms. 14th IEEE International Workshop on Rapid System Prototyping, June 2003."},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"A. Ghosh and T. Givargis. Cache Optimization For Embedded Processor Cores: An Analytical approach. International Conference on Computer Aided Design, November 2003.","DOI":"10.1109\/ICCAD.2003.159709"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"C. Zhang, F. Vahid, and R. Lysecky. A Self-Tuning Cache Architecture for Embedded Systems. Design Automation and Test in Europe Conference (DATE), February 2004.","DOI":"10.1145\/993396.993405"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"M. Powell, A. Agarwal, T. Vijaykumar, B. Falsafi, and K. Roy. Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct Mapping, 34th International Symposium on Microarchitecture, 2001.","DOI":"10.1109\/MICRO.2001.991105"},{"key":"6_CR18","unstructured":"C. Lee, M. Potkonjak, and W.H. Mangione-Smith. MediaBench: A Tool For Evaluating and Synthesizing Multimedia and Communication Systems. Proc 30th Annual International Symposium on Microarchitecture, December 1997."},{"key":"6_CR19","unstructured":"D. Burger, T. Austin, and S. Bennet. Evaluating Future Microprocessors: The Simplescalar Toolset. University of Wisconsin-Madison. Computer Science Department Tech. Report CS-TR-1308, July 2000."},{"key":"6_CR20","unstructured":"http:\/\/www.mips.com\/products\/s2p3.html, 2003."},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"A. Gordon-Ross, F. Vahid, and N. Dutt. Automatic Tuning of Two-Level Caches to Embedded Applications. Design Automation and Test in Europe Conference (DATE), February 2004.","DOI":"10.1109\/DATE.2004.1268850"},{"key":"6_CR22","unstructured":"EEMBC, the Embedded Microprocessor Benchmark Consortium, www.eembc.org."},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"N. Jouppi. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers, Proceedings of International Symposium on Computer Architecture, 1990.","DOI":"10.1145\/325164.325162"},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"G. Albera and R. Bahar. Power\/performance Advantages of Victim Buffer in High-Performance Processors, IEEE Alessandro Volta Memorial Workshop on Low-Power Design, 1999.","DOI":"10.1109\/LPD.1999.750402"},{"key":"6_CR25","unstructured":"C. Zhang and F. Vahid. Using a Victim Buffer in an Application-Specific Memory Hierarchy. Design Automation and Test in Europe Conference (DATE), February 2004."},{"key":"6_CR26","unstructured":"http:\/\/www.specbench.org\/osg\/cpu2000."},{"key":"6_CR27","unstructured":"J. Yang and R. Gupta. Energy Efficient Frequent Value Data Cache Design, Int. Symp. on Microarchitecture, Nov. 2002."},{"key":"6_CR28","unstructured":"C. Zhang, J. Yang, and F. Vahid. Low Static-Power Frequent-Value Data Caches. Design Automation and Test in Europe Conference (DATE), February 2004."},{"issue":"1","key":"6_CR29","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1145\/581888.581894","volume":"1","author":"J. Yang","year":"2000","unstructured":"J. Yang and R. Gupta. \u201cFrequent Value Locality and its Applications,\u201d ACM Transactions on Embedded Computing Systems (inaugural issue), Vol. 1,No. 1, pages 79\u2013105, November 2000.","journal-title":"ACM Transactions on Embedded Computing Systems (inaugural issue)"}],"container-title":["Ultra Low-Power Electronics and Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8076-X_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:47:26Z","timestamp":1605624446000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8076-X_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402080751"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8076-x_6","relation":{},"subject":[]}}