{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:40:03Z","timestamp":1736188803293,"version":"3.32.0"},"publisher-location":"Boston","reference-count":19,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402080751"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-8076-x_8","type":"book-chapter","created":{"date-parts":[[2005,12,21]],"date-time":"2005-12-21T16:48:17Z","timestamp":1135183697000},"page":"141-155","source":"Crossref","is-referenced-by-count":0,"title":["Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing"],"prefix":"10.1007","author":[{"given":"Ingrid","family":"Verbauwhede","sequence":"first","affiliation":[]},{"given":"Patrick","family":"Schaumont","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Piguet","sequence":"additional","affiliation":[]},{"given":"Bart","family":"Kienhuis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"D. Ching, P. Schaumont, I. Verbauwhede, \u201cIntegrated Modeling and Generation of a Reconfigurable Network-On-Chip,\u201d Proc. 11th Reconfigurable Architectures Workshop, RAW 2004, Santa Fe, NM, April 2004.","DOI":"10.1109\/IPDPS.2004.1303115"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"W. Dally, B. Towles, \u201cRoute Packets, not wires: on-chip interconnection networks,\u201d Proc. DAC 2001.","DOI":"10.1109\/DAC.2001.935594"},{"key":"8_CR3","unstructured":"R. David et al., \u201cLow-Power Reconfigurable Processors\u201d, Chapter 20 in \u201cLow Power E Electronics Design,\u201d edited by C. Piguet, CRC Press, 2004."},{"key":"8_CR4","unstructured":"GEZEL kernel, http:\/\/www.ee.ucla.edu\/~schaum\/gezel"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"B. Kienhuis, et al., \u201cA Methodology to Design Programmable Embedded Systems\u201d, LNCS, Vol 2268, Nov. 2001.","DOI":"10.1007\/3-540-45874-3_2"},{"key":"8_CR6","unstructured":"J. Kim, et al., \u201cA 2-Gb\/s\/pin Source Synchronous CDMA Bus Interface with simultaneous Multi-Chip Access and Reconfigurable I\/O capability,\u201d CICC, Sept 2003."},{"key":"8_CR7","unstructured":"MPICH \u2014 A portable implementation of MPI, http:\/\/www.unix.mcs.anl.gov\/mpi\/mpich\/"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"P. Mosch et al., \u201cA 720 mW 50 MOPS 1V. DSP for a Hearing Aid Chip Set,\u201d Proc. ISSCC, pp. 238\u2013239, Feb. 2000.","DOI":"10.1109\/4.881218"},{"key":"8_CR9","unstructured":"\u00d5zg\u00fcun Paker et al., \u201cA heterogeneous multi-core platform for low power signal processing in systems-on-chip,\u201d ESSCIRC 2002."},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"W. Qin, S. Malik, \u201cFlexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation,\u201d Proceedings of DATE 2003, Mar, 2003, pp.556\u2013561.","DOI":"10.1109\/DATE.2003.1253667"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"F. Rampogna et al., \u201cMagic, a Low-Power, re-configurable DSP\u201d, Chapter 21 in \u201cLow Power Electronics Design\u201d, ed. C. Piguet, CRC Press, 2004.","DOI":"10.1201\/9781420039559.ch21"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"P. Schaumont, I. Verbauwhede, M. Sarrafzadeh, K. Keutzer, \u201cA quick safari through the reconfiguration jungle,\u201d Proceedings DAC 2001, pg. 172\u2013177, June 2001.","DOI":"10.1145\/378239.378404"},{"key":"8_CR13","unstructured":"T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, E. Deprettere, \u201cSystem Design using Kahn Process Networks: The Compaan\/Laura Approach\u201d, DATE2004, Feb 2004, Paris, France."},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"T. Stefanov, B. Kienhuis, E. Deprettere, \u201cAlgorithmic Transformation Techniques for Efficient Exploration of Alternative Application Instances\u201d, Proc. CODES\u20192002, Colorado, May 2002.","DOI":"10.1145\/774789.774792"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"I. Verbauwhede, J. M. Rabaey. \u201cSynthesis of Real-Time Systems: Solutions and challenges\u201d Journal of VLSI Signal Processing, Vol. 9,No. 1\/2, Jan. 1995, pp. 67\u201388.","DOI":"10.1007\/BF02406471"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"I. Verbauwhede, M.C. F. Chang, \u201cReconfigurable Interconnect for next generation systems\u201d, Proc. SLIP, pp. 71\u201374, April 2002.","DOI":"10.1145\/505348.505363"},{"key":"8_CR17","unstructured":"Xilinx: Virtex-II-Pro Platform FPGAs: Introduction and Overview and Functional Description, Aug. 2003, Oct. 2003, www.xilinx.com\/bvdocs\/publications\/ds083-1.pdf, ds083-2.pdf."},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"H. Zhang, et al., \u201cA 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications,\u201d IEEE Journal on Solid State Circuits, November 2000.","DOI":"10.1109\/4.881217"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"C. Zissulescu, et al., \u201cLaura: Leiden Architecture Research and Exploration Tool\u201d, Proc. FPL 2003.","DOI":"10.1007\/978-3-540-45234-8_88"}],"container-title":["Ultra Low-Power Electronics and Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8076-X_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T18:00:57Z","timestamp":1736186457000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8076-X_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402080751"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8076-x_8","relation":{},"subject":[]}}